- CSB - MetaPress - Google - Bing - Yahoo
 | 2012 | |
|---|---|---|
| c19 |      | Ahmad Khayyat, Naraig Manjikian: Performance optimization of a data transfer controller for parallel matrix multiplication in FPGAS. CCECE 2012: 1-6 |
| c18 | | Edin Kadric, Naraig Manjikian, Zeljko Zilic: An FPGA implementation for a high-speed optical link with a PCIe interface. SoCC 2012: 83-87 |
| 2011 | ||
| c17 | | Bo Fan, Naraig Manjikian: Analysis and parallelization of JPEG-2000 reference software. CCECE 2011: 1322-1326 |
| c16 | | Ahmad Khayyat, Naraig Manjikian: Controller design for matrix multiplication on FPGAs. CCECE 2011: 1327-1332 |
| 2010 | ||
| c15 | | Assem A. M. Bsoul, Naraig Manjikian, Li Shang: Reliability- and process variation-aware placement for FPGAs. DATE 2010: 1809-1814 |
| 2009 | ||
| c14 | | Jonathan Roth, Naraig Manjikian, Subramania Sudharsanan: Performance optimization and parallelization of turbo decoding for software-defined radio. CCECE 2009: 804-809 |
| 2006 | ||
| c13 | | Naraig Manjikian, Cindy Mark, Mohanarajah Sinnathamby, James Reed, Huang Jin: Enhancements and Applications of a Versatile Software Tool for High-Level Specification of Single-Chip Systems. CCECE 2006: 793-798 |
| c12 | | Mohanarajah Sinnathamby, Subramania Sudharsanan, Naraig Manjikian: Enhanced Architectural Support for Variable-Length Decoding. ICME 2006: 2045-2048 |
| 2004 | ||
| c11 | | Naraig Manjikian, Huang Jin, James Reed, Nathan Cordeiro: Architecture and Implementation of Chip Multiprocessors: Custom Logic Components and Software for Rapid Prototyping. ICPP 2004: 483-492 |
| 2002 | ||
| j6 | | Peter M. Ewert, Naraig Manjikian: Simulation of an Integrated Architecture for IP-over-ATM Frame Processing. Simulation 78(4): 249-257 (2002) |
| 2001 | ||
| j5 |  | Peter M. Ewert, Naraig Manjikian: Hardware/software tradeoffs for IP-over-ATM frame reassembly in an integrated architecture. Computer Communications 24(9): 768-780 (2001) |
| j4 | | Naraig Manjikian: Multiprocessor enhancements of the SimpleScalar tool set. SIGARCH Computer Architecture News 29(1): 8-15 (2001) |
| j3 | | Naraig Manjikian: More enhancements of the simplescalar tool set. SIGARCH Computer Architecture News 29(4): 5-12 (2001) |
| j2 | | Naraig Manjikian, Tarek S. Abdelrahman: Exploiting Wavefront Parallelism on Large-Scale Shared-Memory Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 12(3): 259-271 (2001) |
| 2000 | ||
| c10 | | Naraig Manjikian: A Vector Multiprocessor for Real-Time Multi-User Detection in Spread-Spectrum Communication. ASAP 2000: 185-194 |
| c9 | | R. Grindley, Tarek S. Abdelrahman, Stephen Dean Brown, S. Caranci, D. DeVries, Benjamin Gamsa, A. Grbic, M. Gusat, R. Ho, Orran Krieger, Guy G. Lemieux, K. Loveless, Naraig Manjikian, P. McHardy, Sinisa Srbljic, Michael Stumm, Zvonko G. Vranesic, Zeljko Zilic: The NUMAchine Multiprocessor. ICPP 2000: 487-496 |
| c8 | | Peter M. Ewert, Naraig Manjikian: Optimizing software performance for IP frame reassembly in an integrated architecture. Workshop on Software and Performance 2000: 29-37 |
| 1998 | ||
| c7 | | A. Grbic, Stephen Dean Brown, S. Caranci, R. Grindley, M. Gusat, Guy G. Lemieux, K. Loveless, Naraig Manjikian, Sinisa Srbljic, Michael Stumm, Zvonko G. Vranesic, Zeljko Zilic: Design and Implementation of the NUMAchine Multiprocessor. DAC 1998: 66-69 |
| c6 | | Tarek S. Abdelrahman, Naraig Manjikian, Gary Liu, Sudarsan Tandri: Locality Enhancement for Large-Scale Shared-Memory Multiprocessors. LCR 1998: 335-342 |
| 1997 | ||
| j1 | | Naraig Manjikian, Tarek S. Abdelrahman: Fusion of Loops for Parallelism and Locality. IEEE Trans. Parallel Distrib. Syst. 8(2): 193-209 (1997) |
| c5 | | Naraig Manjikian: Combining Loop Fusion with Prefetching on Shared-memory Multiprocessors. ICPP 1997: 78- |
| 1996 | ||
| c4 | | Stephen Dean Brown, Naraig Manjikian, Zvonko G. Vranesic, S. Caranci, A. Grbic, R. Grindley, M. Gusat, K. Loveless, Zeljko Zilic, Sinisa Srbljic: Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools. DAC 1996: 427-432 |
| c3 | | Naraig Manjikian, Tarek S. Abdelrahman: Scheduling of Wavefront Parallelism on Scalable Shared-memory Multiprocessors. ICPP, Vol. 3 1996: 122-131 |
| 1995 | ||
| c2 | | Naraig Manjikian, Tarek S. Abdelrahman: Fusion of Loops for Parallelism and Locality. ICPP (2) 1995: 19-28 |
| 1992 | ||
| c1 | | Naraig Manjikian, Wayne M. Loucks: Using split event sets to form and schedule event combinations in discrete event simulation. Annual Simulation Symposium 1992: 184-191 |
Colors in the list of coauthors
Last update Mon May 20 02:18:05 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page