Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Pierre Michaud
2010 – today
- 2012
[c11]Ricardo Velasquez, Pierre Michaud, André Seznec: BADCO: Behavioral Application-Dependent Superscalar Core model. ICSAMOS 2012: 58-67- 2011
- [c10]Pierre Michaud: Replacement policies for shared caches on symmetric multicores: a programmer-centric point of view. HiPEAC 2011: 187-196
- 2010
- [c9]Pierre Michaud, Yiannakis Sazeides, André Seznec: Proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cache misses. Conf. Computing Frontiers 2010: 237-246
2000 – 2009
- 2009
- [c8]
- 2007
- [j5]Pierre Michaud, André Seznec, Damien Fetis, Yiannakis Sazeides, Theofanis Constantinou: A study of thread migration in temperature-constrained multicores. TACO 4(2) (2007)
- 2006
- [j4]André Seznec, Pierre Michaud: A case for (partially) TAgged GEometric history length branch prediction. J. Instruction-Level Parallelism 8 (2006)
- 2005
- [j3]
- [j2]Theofanis Constantinou, Yiannakis Sazeides, Pierre Michaud, Damien Fetis, André Seznec: Performance implications of single thread migration on a chip multi-core. SIGARCH Computer Architecture News 33(4): 80-91 (2005)
- 2004
- [c7]Pierre Michaud: Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration. HPCA 2004: 186-197
- 2003
- [c6]
- 2002
- [c5]
- 2001
- [j1]Pierre Michaud, André Seznec, Stéphan Jourdan: An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors. International Journal of Parallel Programming 29(1): 35-58 (2001)
- [c4]Pierre Michaud, André Seznec: Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors. HPCA 2001: 27-36
1990 – 1999
- 1999
- [c3]Pierre Michaud, André Seznec, Stéphan Jourdan: Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors. IEEE PACT 1999: 2-10
- 1997
- [c2]Pierre Michaud, André Seznec, Richard Uhlig: Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. ISCA 1997: 292-303
- 1996
- [c1]André Seznec, Stéphan Jourdan, Pascal Sainrat, Pierre Michaud: Multiple-Block Ahead Branch Predictors. ASPLOS 1996: 116-127
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-01-15 19:11 CET by the dblp team