Alexander V. Mitev Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2010
j3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang: Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation. IEEE Trans. VLSI Syst. 18(9): 1337-1347 (2010)
2009
j2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Omar Hafiz, Alexander V. Mitev, Janet Meiling Wang: A Linear Fractional Transform (LFT) Based Model for Interconnect Uncertainty. IEICE Transactions 92-A(4): 1148-1160 (2009)
2008
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang: Parameter reduction for variability analysis by slice inverse regression method. IET Circuits, Devices & Systems 2(1): 16-22 (2008)
c6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Dinesh Ganesan, Alexander V. Mitev, Janet Meiling Wang, Yu Cao: Finite-Point Gate Model for Fast Timing and Power Analysis. ISQED 2008: 657-662
2007
c5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang: Parameter Reduction for Variability Analysis by Slice Inverse Regression (SIR) Method. ASP-DAC 2007: 468-473
c4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Vineet Agarwal, Jin Sun, Alexander V. Mitev, Janet Meiling Wang: Delay Uncertainty Reduction by Interconnect and Gate Splitting. ASP-DAC 2007: 690-695
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang: Principle Hessian direction based parameter reduction with process variation. ICCAD 2007: 632-637
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Dinesh Ganesan, Dheepan Shanmugasundaram, Yu Cao, Janet Meiling Wang: A robust finite-point based gate model considering process variations. ICCAD 2007: 692-697
c1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang: Principle hessian direction based parameter reduction for interconnect networks with process variation. SLIP 2007: 41-46

Coauthor Index

1Vineet Agarwal
[c4]
2Yu Cao
[c6] [c2]
3Dinesh Ganesan
[c6] [c2]
4Omar Hafiz
[j2]
5Dongsheng Ma
[j3] [j1] [c5] [c3] [c1]
6Michael M. Marefat
[j3] [j1] [c5] [c3] [c1]
7Dheepan Shanmugasundaram
[c2]
8Jin Sun
[c4]
9Janet Meiling Wang (Janet Meiling Wang Roveda)
[j3] [j2] [j1] [c6] [c5] [c4] [c3] [c2] [c1]
Last update Mon May 20 07:13:22 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page