| 2013 | ||
|---|---|---|
| c15 | Yong Liu, Ping-Hsuan Hsieh, Seongwon Kim, Jae-sun Seo, Robert K. Montoye, Leland Chang, José A. Tierno, Daniel J. Friedman: A 0.1pJ/b 5-to-10Gb/s charge-recycling stacked low-power I/O for on-chip signaling in 45nm CMOS SOI. ISSCC 2013: 400-401 | |
| 2012 | ||
| c14 | Augusto Vega, Pradip Bose, Alper Buyuktosunoglu, Jeff H. Derby, Michele Franceschini, Charles Johnson, Robert K. Montoye: Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor. HPCA 2012: 423-432 | |
| 2011 | ||
| c13 | Jae-sun Seo, Bernard Brezzo, Yong Liu, Benjamin D. Parker, Steven K. Esser, Robert K. Montoye, Bipin Rajendran, José A. Tierno, Leland Chang, Dharmendra S. Modha, Daniel J. Friedman: A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. CICC 2011: 1-4 | |
| c12 | Gary S. Ditlow, Robert K. Montoye, Salvatore N. Storino, Sherman M. Dance, Sebastian Ehrenreich, Bruce M. Fleischer, Thomas W. Fox, Kyle M. Holmes, Junichi Mihara, Yutaka Nakamura, Shohji Onishi, Robert Shearer, Dieter Wendel, Leland Chang: A 4R2W register file for a 2.3GHz wire-speed POWER™ processor with double-pumped write operation. ISSCC 2011: 256-258 | |
| 2010 | ||
| j8 | Leland Chang, David J. Frank, Robert K. Montoye, Steven J. Koester, Brian L. Ji, Paul W. Coteus, Robert H. Dennard, Wilfried Haensch: Practical Strategies for Power-Efficient Computing Technologies. Proceedings of the IEEE 98(2): 215-236 (2010) | |
| j7 | Xiao Yan Zhang, Yiu-Hing Chan, Robert K. Montoye, Leon J. Sigal, Eric M. Schwarz, Michael Kelly: A 270ps 20mW 108-bit End-around Carry Adder for Multiply-Add Fused Floating Point Unit. Signal Processing Systems 58(2): 139-144 (2010) | |
| c11 | Alejandro Rico, Jeff H. Derby, Robert K. Montoye, Timothy H. Heil, Chen-Yong Cher, Pradip Bose: Performance and power evaluation of an in-line accelerator. Conf. Computing Frontiers 2010: 81-82 | |
| 2008 | ||
| c10 | Ruchir Puri, William H. Joyner, Shekhar Borkar, Ty Garibay, Jonathan Lotz, Robert K. Montoye: Custom is from Venus and synthesis from Mars. DAC 2008: 992 | |
| 2006 | ||
| j6 | Wendy Belluomini, Damir Jamsek, Andrew K. Martin, Chandler McDowell, Robert K. Montoye, Hung C. Ngo, Jun Sawada: Limited switch dynamic logic circuits for high-speed low-power circuit design. IBM Journal of Research and Development 50(2-3): 277-286 (2006) | |
| c9 | Jeff H. Derby, Robert K. Montoye, José Moreira: VICTORIA: VMX indirect compute technology oriented towards in-line acceleration. Conf. Computing Frontiers 2006: 303-312 | |
| c8 | Xiao Yan Yu, Robert K. Montoye, Kevin J. Nowka, Bart R. Zeydel, Vojin G. Oklobdzija: Circuit Design Style for Energy Efficiency: LSDL and Compound Domino. PATMOS 2006: 47-55 | |
| c7 | Jayakumaran Sivagnaname, Hung C. Ngo, Kevin J. Nowka, Robert K. Montoye, Richard B. Brown: Gate-Induced Barrier Field Effect Transistor (GBFET) - A New Thin Film Transistor for Active Matrix Liquid Crystal Display Systems. VLSI Design 2006: 89-93 | |
| 2005 | ||
| c6 | Jayakumaran Sivagnaname, Hung C. Ngo, Kevin J. Nowka, Robert K. Montoye, Richard B. Brown: Controlled-Load Limited Switch Dynamic Logic Circuit. ISQED 2005: 83-87 | |
| c5 | Ramyanshu Datta, Sani R. Nassif, Robert K. Montoye, Jacob A. Abraham: Testing and debugging delay faults in dynamic circuits. ITC 2005: 10 | |
| 2004 | ||
| c4 | Ramyanshu Datta, Jacob A. Abraham, Robert K. Montoye, Wendy Belluomini, Hung C. Ngo, Chandler McDowell, Jente B. Kuang, Kevin J. Nowka: A low latency and low power dynamic Carry Save Adder. ISCAS (2) 2004: 477-480 | |
| c3 | ||
| c2 | ||
| 1998 | ||
| j5 | Timothy M. Kemp, Robert K. Montoye, Jeffrey D. Harper, John D. Palmer, Daniel J. Auerbach: A decompression core for PowerPC. IBM Journal of Research and Development 42(6): 807-812 (1998) | |
| 1990 | ||
| j4 | H. B. Bakoglu, Gregory F. Grohoski, Robert K. Montoye: The IBM RISC System/6000 Processor: Hardware Overview. IBM Journal of Research and Development 34(1): 12-22 (1990) | |
| j3 | Robert K. Montoye, Erdem Hokenek, Stephen L. Runyon: Design of the IBM RISC System/6000 Floating-Point Execution Unit. IBM Journal of Research and Development 34(1): 59-70 (1990) | |
| j2 | Erdem Hokenek, Robert K. Montoye: Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit. IBM Journal of Research and Development 34(1): 71-77 (1990) | |
| 1982 | ||
| j1 | Robert K. Montoye, Duncan H. Lawrie: A Practical Algorithm for the Solution of Triangular Systems on a Parallel Processing System. IEEE Trans. Computers 31(11): 1076-1082 (1982) | |
| 1981 | ||
| c1 | ||
Colors in the list of coauthors
Last update Wed May 22 22:57:56 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page