Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Fearghal Morgan
2010 – today
- 2012
[j8]Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep Pande, Seamus Cawley, Brian McGinley, Fearghal Morgan: Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers. Neural Networks 33: 42-57 (2012)- [j7]Fearghal Morgan, Seamus Cawley, David Newell: Remote FPGA Lab for Enhancing Learning of Digital Systems. TRETS 5(3): 18 (2012)
- 2011
- [j6]Seamus Cawley, Fearghal Morgan, Brian McGinley, Sandeep Pande, Liam McDaid, Snaider Carrillo, Jim Harkin: Hardware spiking neural network prototyping and application. Genetic Programming and Evolvable Machines 12(3): 257-280 (2011)
- [j5]Brian McGinley, John Maher, Colm O'Riordan, Fearghal Morgan: Maintaining Healthy Population Diversity Using Adaptive Crossover, Mutation, and Selection. IEEE Trans. Evolutionary Computation 15(5): 692-714 (2011)
- [c22]Krzysztof Kepa, Fearghal Morgan, Peter Athanas: ERDB: An Embedded Routing Database for Reconfigurable Systems. FPL 2011: 195-200
- [c21]Fearghal Morgan, Seamus Cawley, Frank Callaly, Shane Agnew, Patrick Rocke, Martin O'Halloran, Nina Drozd, Krzysztof Kepa, Brian McGinley: Remote FPGA Lab with Interactive Control and Visualisation Interface. FPL 2011: 496-499
- [c20]Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep Pande, Seamus Cawley, Fearghal Morgan: Adaptive Routing Strategies for Large Scale Spiking Neural Network Hardware Implementations. ICANN (1) 2011: 77-84
- [c19]Sandeep Pande, Fearghal Morgan, Seamus Cawley, Brian McGinley, Jim Harkin, Snaider Carrillo, Liam McDaid: Addressing the Hardware Resource Requirements of Network-on-chip based Neural Architectures. IJCCI (NCTA) 2011: 128-137
- [c18]Fearghal Morgan, Seamus Cawley: Enhancing learning of digital systems using a remote FPGA lab. ReCoSoC 2011: 1-8
- 2010
- [j4]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz, Tomasz Surmacz: SeReCon: a secure reconfiguration controller for self-reconfigurable systems. IJCCBS 1(1/2/3): 86-103 (2010)
- [j3]Roger Woods, Jürgen Becker, Peter Athanas, Fearghal Morgan: Guest Editorial ARC 2009. TRETS 4(1): 1 (2010)
- [j2]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz, Lars Braun, Michael Hübner, Jürgen Becker: Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems. TRETS 4(1): 4 (2010)
- [c17]Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep Pande, Fearghal Morgan: An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations. ICES 2010: 133-144
- [e2]Phaophak Sirisuk, Fearghal Morgan, Tarek A. El-Ghazawi, Hideharu Amano (Eds.): Reconfigurable Computing: Architectures, Tools and Applications, 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010. Proceedings. Lecture Notes in Computer Science 5992, Springer 2010, ISBN 978-3-642-12132-6
2000 – 2009
- 2009
- [j1]Jim Harkin, Fearghal Morgan, Liam McDaid, Steve Hall, Brian McGinley, Seamus Cawley: A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks. Int. J. Reconfig. Comp. 2009 (2009)
- [c16]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz, Lars Braun, Michael Hübner, Jürgen Becker: FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing. ARC 2009: 62-73
- [c15]John Maher, Fearghal Morgan, Oisin Mac Aodha: Evolving plastic responses in artificial cell models. IEEE Congress on Evolutionary Computation 2009: 3018-3023
- [c14]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz: IP protection in Partially Reconfigurable FPGAs. FPL 2009: 403-409
- [e1]Jürgen Becker, Roger Woods, Peter M. Athanas, Fearghal Morgan (Eds.): Reconfigurable Computing: Architectures, Tools and Applications, 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009. Proceedings. Lecture Notes in Computer Science 5453, Springer 2009, ISBN 978-3-642-00640-1
- 2008
- [c13]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz, Tomasz Surmacz: SeReCon: A Trusted Environment for SoPC Design. DepCoS-RELCOMEX 2008: 332-338
- [c12]Jim Harkin, Fearghal Morgan, Steve Hall, Piotr Dudek, Thomas Dowrick, Liam McDaid: Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks. FPL 2008: 483-486
- [c11]Brian McGinley, Patrick Rocke, Fearghal Morgan, John Maher: Reconfigurable analogue hardware evolution of adaptive spiking neural network controllers. GECCO 2008: 289-290
- [c10]Brian McGinley, Fearghal Morgan, Colm O'Riordan: Maintaining diversity through adaptive selection, crossover and mutation. GECCO 2008: 1127-1128
- [c9]Patrick Rocke, Brian McGinley, John Maher, Fearghal Morgan, Jim Harkin: Investigating the Suitability of FPAAs for Evolved Hardware Spiking Neural Networks. ICES 2008: 118-129
- [c8]Krzysztof Kepa, Fearghal Morgan, Krzysztof Kosciuszkiewicz, Tomasz Surmacz: SeReCon: A Secure Dynamic Partial Reconfiguration Controller. ISVLSI 2008: 292-297
- 2007
- [c7]Patrick Rocke, Brian McGinley, Fearghal Morgan, John Maher: Reconfigurable Hardware Evolution Platform for a Spiking Neural Network Robotics Controller. ARC 2007: 373-378
- [c6]Krzysztof Kosciuszkiewicz, Fearghal Morgan, Krzysztof Kepa: Run-Time Management of Reconfigurable Hardware Tasks Using Embedded Linux. FPT 2007: 209-215
- 2006
- [c5]John Maher, Brian McGinley, Patrick Rocke, Fearghal Morgan: Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices. FCCM 2006: 321-322
- [c4]Krzysztof Kosciuszkiewicz, Krzysztof Kepa, Fearghal Morgan: Transparent Management of Reconfigurable Hardware in Embedded Operating Systems. ISVLSI 2006: 432-433
- 2005
- [c3]Fearghal Morgan, Patrick Rocke, Martin O'Halloran: Applied VHDL training methodology, EDA framework and hardware implementation platform. ReConFig 2005
- [c2]Patrick Rocke, John Maher, Fearghal Morgan: Platform for intrinsic evolution of analogue neural networks. ReConFig 2005
- 2001
- [c1]Peter McCurry, Fearghal Morgan, Liam Kilmartin: Xilinx FPGA implementation of an image classifier for object detection applications. ICIP (3) 2001: 346-349
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-13 22:06 CEST by the dblp team