| 2013 | ||
|---|---|---|
| j11 | Pritish Narayanan, Michael Leuchtenburg, Jorge Kina, Prachi Joshi, Pavan Panchapakeshan, Chi On Chui, Csaba Andras Moritz: Variability in Nanoscale Fabrics: Bottom-up Integrated Analysis and Mitigation. JETC 9(1): 8 (2013) | |
| 2011 | ||
| j10 | Yao Guo, Pritish Narayanan, Mahmoud A. Bennaser, Saurabh Chheda, Csaba Andras Moritz: Energy-Efficient Hardware Data Prefetching. IEEE Trans. VLSI Syst. 19(2): 250-263 (2011) | |
| c24 | Md. Muwyid U. Khan, Pritish Narayanan, Priyamvada Vijayakumar, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Biased Voting for Improved Yield in Nanoscale Fabrics. DFT 2011: 79-85 | |
| c23 | Adrien Le Masle, Wayne Luk, Csaba Andras Moritz: Parametrized hardware architectures for the Lucas primality test. ICSAMOS 2011: 124-131 | |
| 2009 | ||
| j9 | Catherine Dezan, Ciprian Teodorov, Loïc Lagadec, Michael Leuchtenburg, Teng Wang, Pritish Narayanan, Csaba Andras Moritz: Towards a framework for designing applications onto hybrid nano/CMOS fabrics. Microelectronics Journal 40(4-5): 656-664 (2009) | |
| 2008 | ||
| j8 | Yao Guo, Vladimir Vlassov, Raksit Ashok, Richard Weiss, Csaba Andras Moritz: Synchronization coherence: A transparent hardware mechanism for cache coherence and fine-grained synchronization. J. Parallel Distrib. Comput. 68(2): 165-181 (2008) | |
| j7 | Mahmoud A. Bennaser, Yao Guo, Csaba Andras Moritz: Data Memory Subsystem Resilient to Process Variations. IEEE Trans. VLSI Syst. 16(12): 1631-1638 (2008) | |
| c22 | Pritish Narayanan, Michael Leuchtenburg, Teng Wang, Csaba Andras Moritz: CMOS Control Enabled Single-Type FET NASIC. ISVLSI 2008: 191-196 | |
| c21 | Michael Leuchtenburg, Pritish Narayanan, Teng Wang, Csaba Andras Moritz: Impact of Process Variation in Fault-Resilient Streaming Nanoprocessors. NanoNet 2008: 26-27 | |
| c20 | Mahmoud Ben Naser, Csaba Andras Moritz: Power and performance tradeoffs with process variation resilient adaptive cache architectures. SBCCI 2008: 123-128 | |
| 2007 | ||
| c19 | Mahmoud Ben Naser, Yao Guo, Csaba Andras Moritz: Designing Memory Subsystems Resilient to Process Variations. ISVLSI 2007: 357-363 | |
| c18 | Vladimir Vlassov, Oscar Sierra Merino, Csaba Andras Moritz, Konstantin Popov: Support for Fine-Grained Synchronization in Shared-Memory Multiprocessors. PaCT 2007: 453-467 | |
| 2005 | ||
| c17 | Yao Guo, Mahmoud Ben Naser, Csaba Andras Moritz: PARE: a power-aware hardware data prefetching engine. ISLPED 2005: 339-344 | |
| 2004 | ||
| j6 | Raksit Ashok, Saurabh Chheda, Csaba Andras Moritz: Coupling compiler-enabled and conventional memory accessing for energy efficiency. ACM Trans. Comput. Syst. 22(2): 180-213 (2004) | |
| c16 | Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Cool-Fetch: A Compiler-Enabled IPC Estimation Based Framework for Energy Reduction. Interaction between Compilers and Computer Architectures 2004: 43-52 | |
| c15 | Saurabh Chheda, Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Combining compiler and runtime IPC predictions to reduce energy in next generation architectures. Conf. Computing Frontiers 2004: 240-254 | |
| c14 | Teng Wang, Zhenghua Qi, Csaba Andras Moritz: Opportunities and challenges in application-tuned circuits and architectures based on nanodevices. Conf. Computing Frontiers 2004: 503-511 | |
| c13 | Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Energy Characterization of Hardware-Based Data Prefetching. ICCD 2004: 518-523 | |
| c12 | Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Energy-Aware Data Prefetching for General-Purpose Programs. PACS 2004: 78-94 | |
| 2003 | ||
| j5 | Osman S. Unsal, Raksit Ashok, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Cool-Cache: A compiler-enabled energy efficient data caching framework for embedded/multimedia processors. ACM Trans. Embedded Comput. Syst. 2(3): 373-392 (2003) | |
| c11 | Yao Guo, Saurabh Chheda, Csaba Andras Moritz: Runtime Biased Pointer Reuse Analysis and Its Application to Energy Efficiency. PACS 2003: 1-12 | |
| 2002 | ||
| j4 | Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Cool-Fetch: Compiler-Enabled Power-Aware Fetch Throttling. Computer Architecture Letters 1 (2002) | |
| c10 | Raksit Ashok, Saurabh Chheda, Csaba Andras Moritz: Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency. ASPLOS 2002: 133-143 | |
| c9 | Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: The Minimax Cache: An Energy-Efficient Framework for Media Processors. HPCA 2002: 131-140 | |
| 2001 | ||
| j3 | Khalid Al-Tawil, Csaba Andras Moritz: Performance Modeling and Evaluation of MPI. J. Parallel Distrib. Comput. 61(2): 202-223 (2001) | |
| j2 | Csaba Andras Moritz, Matthew Frank: LoGPC: Modeling Network Contention in Message-Passing Programs. IEEE Trans. Parallel Distrib. Syst. 12(4): 404-415 (2001) | |
| j1 | Csaba Andras Moritz, Donald Yeung, Anant Agarwal: SimpleFit: A Framework for Analyzing Design Trade-Offs in Raw Architectures. IEEE Trans. Parallel Distrib. Syst. 12(7): 730-742 (2001) | |
| c8 | Osman S. Unsal, Raksit Ashok, Israel Koren, C. Mani Krishna, Csaba Andras Moritz: Cool-cache for hot multimedia. MICRO 2001: 274-283 | |
| 2000 | ||
| c7 | Csaba Andras Moritz, Matthew Frank, Saman P. Amarasinghe: FlexCache: A Framework for Flexible Compiler Generated Data Caching. Intelligent Memory Systems 2000: 135-146 | |
| 1999 | ||
| c6 | Jonathan Babb, Martin C. Rinard, Csaba Andras Moritz, Walter Lee, Matthew Frank, Rajeev Barua, Saman P. Amarasinghe: Parallelizing Applications into Silicon. FCCM 1999: 70- | |
| 1998 | ||
| c5 | Csaba Andras Moritz: The effects of pipelined communication in message-passing. Computers and Their Applications 1998: 401-406 | |
| c4 | Csaba Andras Moritz, Donald Yeung, Anant Agarwal: Exploring Optimal Cost-Performance Designs for Raw Microprocessors. FCCM 1998: 12-27 | |
| c3 | ||
| c2 | Csaba Andras Moritz, Matthew Frank: LoGPC: Modeling Network Contention in Message-Passing Programs. SIGMETRICS 1998: 254-263 | |
| 1997 | ||
| c1 | Csaba Andras Moritz, Lars-Erik Thorelli: A static mapping system for logically shared memory parallel programs. PDP 1997: 265-272 | |
Colors in the list of coauthors
Last update Tue May 21 08:04:32 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page