| 2012 | ||
|---|---|---|
| j2 | Pradeep Nair, Savithra Eratne, Eugene B. John: Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance. J. Low Power Electronics 8(4): 464-471 (2012) | |
| 2009 | ||
| j1 | Pradeep Nair: An IT technical framework for e-government: based on case study in Indian context. EG 6(4): 391-405 (2009) | |
| c6 | Binu P. John, Pradeep Nair, Eugene John, Fred W. Hudson: Performance Measurement of Single, Dual and Quad Core Machines Using SPEC CPU2006. CDES 2009: 143-149 | |
| 2008 | ||
| c5 | Pradeep Nair, Savithra Eratne, Eugene John: Effects of Register File Organization on Leakage Power Consumption. CDES 2008: 85-88 | |
| c4 | Mohammed Shareef I, Pradeep Nair, Bharadwaj Amrutur: Energy Reduction in SRAM using Dynamic Voltage and Frequency Management. VLSI Design 2008: 503-508 | |
| 2007 | ||
| c3 | Pradeep Nair, Eugene John: Performance Analysis of an Intel Pentium-4 Based Personal Computer for Multiplke Sequence Alignment. CDES 2007: 74-77 | |
| 2006 | ||
| c2 | Pradeep Nair, Eugene John: Performance of Sequence Alignment Bioinformatics Applications on General Purpose Processors: A Case Study. BIOCOMP 2006: 556-559 | |
| c1 | Pradeep Nair, Dhireesha Kudithipudi, Eugene John, Fred W. Hudson: Performance Analysis of Embedded Applications on a Pentium-4 Based Machine. ESA 2006: 191-197 | |
| 1 | Bharadwaj S. Amrutur (Bharadwaj Amrutur) | |
| 2 | Savithra Eratne | |
| 3 | Fred W. Hudson | |
| 4 | Mohammed Shareef I | |
| 5 | Binu P. John | |
| 6 | Eugene John (Eugene B. John) | |
| 7 | Dhireesha Kudithipudi |
Colors in the list of coauthors
Last update Fri May 24 05:08:23 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page