| 2004 | ||
|---|---|---|
| c7 | Shunichiro Nakamura, Toshimune Kawanishi, Sunao Tanimoto, Yohtaro Miyanishi, Seiichi Saito: Improved Processor Synchronization for Multi-processor Traffic Simulator. AsiaSim 2004: 386-391 | |
| 1997 | ||
| c6 | Shunichiro Nakamura, Harumi Minemura, Tomohisa Yamaguchi, Hiroshi Shimizu, Takashi Watanabe, Tadanori Mizuno: Poster on A Distributed RAID VOD System. CoopIS 1997: 226 | |
| 1996 | ||
| c5 | Shunichiro Nakamura, Harumi Minemura, Tomohisa Yamaguchi, Hiroshi Shimizu, Takashi Watanabe, Tadanori Mizuno: Multimedia Server on Ethernet. CODAS 1996: 140- | |
| 1990 | ||
| c4 | Harumi Minemura, Takuya Asano, Makoto Satoh, Rika Kashima, Hisashi Hanabata, Shunichiro Nakamura, Tatsuya Mutoh: A High Speed Database Machine HDM and its Performance Evaluation. DEXA 1990: 191-195 | |
| 1987 | ||
| c3 | Shunichiro Nakamura, Harumi Minemura, Tatsuo Minohara, Kuniji Itakura, Masakazu Soga: A High Speed Database Machine: HDM. IWDM 1987: 237-250 | |
| 1981 | ||
| c2 | Chiyoji Tanaka, Shinichi Murai, Shunichiro Nakamura, Takuji Ogihara, Masayuki Terai, Kozo Kinoshita: An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2. DAC 1981: 59-65 | |
| 1978 | ||
| c1 | Shunichiro Nakamura, Shinichi Murai, Chiyoji Tanaka, Masayuki Terai, Hideo Fujiwara, Kozo Kinoshita: LORES - Logic Reorganization System. DAC 1978: 250-260 | |
Colors in the list of coauthors
Last update Fri May 24 17:29:07 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page