Horácio C. Neto Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2012
c31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman's Algorithm. DSD 2012: 782-788
c30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto, Helena Sarmento: Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs. DSD 2012: 938-945
c29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto, Helena Sarmento: Sliding block Viterbi decoders in FPGA. FPL 2012: 595-598
c28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Victor Silva, Jorge R. Fernandes, Mário P. Véstias, Horácio C. Neto: A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory. ReConFig 2012: 1-6
2011
c27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Revisiting the Newton-Raphson Iterative Method for Decimal Division. FPL 2011: 138-143
2010
c26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Victor Silva, Jorge R. Fernandes, Horácio C. Neto: Reconfigurable Circuits Using Magnetic Tunneling Junction Memories. DoCEIS 2010: 549-558
2009
c25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Victor Silva, Luís Bica Oliveira, Jorge R. Fernandes, Mário P. Véstias, Horácio C. Neto: Run-Time Reconfigurable Array Using Magnetic RAM. DSD 2009: 74-81
c24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Rui Duarte, Horácio C. Neto, Mário P. Véstias: Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs. DSD 2009: 273-280
c23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Rui Marcelino, Horácio C. Neto, João M. P. Cardoso: Unbalanced FIFO sorting for FPGA-based systems. ICECS 2009: 431-434
2008
c22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Vítor Silva, Rui Duarte, Mário P. Véstias, Horácio C. Neto: Multiplier-based double precision floating point divider according to the IEEE-754 standard. ARC 2008: 260-265
c21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Horácio C. Neto, Mário P. Véstias: Decimal multiplier on FPGA using embedded binary multipliers. FPL 2008: 197-202
c20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Rui Marcelino, Horácio C. Neto, João M. P. Cardoso: Sorting Units for FPGA-Based Embedded Systems. DIPES 2008: 11-22
2007
c19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Router Design for Application Specific Networks-on-Chip on Reconfigurable Systems. FPL 2007: 389-394
2006
c18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Area/Performance Improvement of NoC Architectures. ARC 2006: 193-198
c17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Co-synthesis of a configurable SoC platform based on a network on chip architecture. ASP-DAC 2006: 48-53
c16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Goncalo M. de Matos, Horácio C. Neto: On Reconfigurable Architectures for Efficient Matrix Inversion. FPL 2006: 1-6
c15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: A Generic Network-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation. FPL 2006: 1-4
c14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: Area and performance optimization of a generic network-on-chip architecture. SBCCI 2006: 68-73
2005
c13no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Pedro Domingos, Fernando M. Silva, Horácio C. Neto: An Efficient and Scalable Architecture for Neural Networks with Backpropagation Learning. FPL 2005: 89-94
c12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ricardo S. Ferreira, João M. P. Cardoso, Andre Toledo, Horácio C. Neto: Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping. SAMOS 2005: 41-50
2004
c11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ricardo S. Ferreira, João M. P. Cardoso, Horácio C. Neto: An Environment for Exploring Data-Driven Architectures. FPL 2004: 1022-1026
2003
j3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
João M. P. Cardoso, Horácio C. Neto: Compilation for FPGA-Based Reconfigurable Hardware. IEEE Design & Test of Computers 20(2): 65-75 (2003)
c10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: DALI: A Methodology for the Co-Design of Dataflow Applications on Hardware/Software Architectures. SBCCI 2003: 85-
2002
c9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Mário P. Véstias, Horácio C. Neto: System-Level Co-Synthesis of Dataflow Dominated Applications on Reconfigurable Hardware/Software Architectures. IEEE International Workshop on Rapid System Prototyping 2002: 130-137
2001
j2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Paulo F. Flores, Horácio C. Neto, João P. Marques Silva: An exact solution to the minimum size test pattern problem. ACM Trans. Design Autom. Electr. Syst. 6(4): 629-644 (2001)
c8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
João M. P. Cardoso, Horácio C. Neto: Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines. FPL 2001: 523-533
1999
c7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
João M. P. Cardoso, Horácio C. Neto: Macro-Based Hardware Compilation of Java(tm) Bytecodes into a Dynamic Reconfigurable Computing System. FCCM 1999: 2-11
c6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Paulo F. Flores, Horácio C. Neto, João P. Marques Silva: On Applying Set Covering Models to Test Set Compaction. Great Lakes Symposium on VLSI 1999: 8-11
c5no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
João M. P. Cardoso, Horácio C. Neto: An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs. VLSI 1999: 485-496
c4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Paulo F. Flores, Horácio C. Neto, K. Chakrabarty, João P. Marques Silva: Test pattern generation for width compression in BIST. ISCAS (1) 1999: 114-118
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Paulo F. Flores, José C. Costa, Horácio C. Neto, José C. Monteiro, João P. Marques Silva: Assignment and Reordering of Incompletely Specified Pattern Sequences Targetting Minimum Power Dissipation. VLSI Design 1999: 37-41
1998
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Paulo F. Flores, Horácio C. Neto, João P. Marques Silva: An exact solution to the minimum size test pattern problem. ICCD 1998: 510-515
1994
c1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
José C. Monteiro, James H. Kukula, Srinivas Devadas, Horácio C. Neto: Bitwise Encoding of Finite State Machines. VLSI Design 1994: 379-382
1992
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Luis Miguel Silveira, Jacob K. White, Horácio C. Neto, Luís M. Vidigal: On exponential fitting for circuit simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 11(5): 566-574 (1992)

Coauthor Index

1João M. P. Cardoso
[c23] [c20] [c12] [c11] [j3] [c8] [c7] [c5]
2K. Chakrabarty
[c4]
3José C. Costa
[c3]
4Srinivas Devadas
[c1]
5Pedro Domingos
[c13]
6Rui Duarte
[c24] [c22]
7Jorge R. Fernandes
[c28] [c26] [c25]
8Ricardo S. Ferreira
[c12] [c11]
9Paulo F. Flores
[j2] [c6] [c4] [c3] [c2]
10James H. Kukula
[c1]
11Rui Marcelino
[c23] [c20]
12Goncalo M. de Matos
[c16]
13José C. Monteiro (José Monteiro)
[c3] [c1]
14Luís Bica Oliveira (Luís B. Oliveira)
[c25]
15Helena Sarmento
[c30] [c29]
16Fernando M. Silva
[c13]
17João P. Marques Silva (João Marques-Silva)
[j2] [c6] [c4] [c3] [c2]
18Victor Silva
[c28] [c26] [c25]
19Vítor Silva
[c22]
20Luis Miguel Silveira (L. Miguel Silveira)
[j1]
21Andre Toledo
[c12]
22Luís M. Vidigal
[j1]
23Mário P. Véstias
[c31] [c30] [c29] [c28] [c27] [c25] [c24] [c22] [c21] [c19] [c18] [c17] [c15] [c14] [c10] [c9]
24Jacob K. White (Jacob White)
[j1]

Colors in the list of coauthors

Last update Sat May 25 04:45:16 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page