Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Yasuhiro Okamoto
2010 – today
- 2012
[j3]Masahiro Iida, Motoki Amagasaki, Yasuhiro Okamoto, Qian Zhao, Toshinori Sueyoshi: COGRE: A Novel Compact Logic Cell Architecture for Area Minimization. IEICE Transactions 95-D(2): 294-302 (2012)- [c3]Timo Viitanen, Jari Kolehmainen, Robert Piché, Yasuhiro Okamoto: Spatter Tracking in Laser Machining. ISVC (2) 2012: 626-635
- 2010
- [j2]Kazuki Inoue, Qian Zhao, Yasuhiro Okamoto, Hiroki Yosho, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core. TRETS 4(1): 5 (2010)
- [c2]Yasuhiro Okamoto, Yoshihiro Ichinomiya, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization. FPL 2010: 304-309
- [c1]Qian Zhao, Yoshihiro Ichinomiya, Yasuhiro Okamoto, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: A robust reconfigurable logic device based on less configuration memory logic cell. FPT 2010: 162-169
2000 – 2009
- 2007
- [j1]Akio Wakejima, Kohji Matsunaga, Yuji Ando, Tatsuo Nakayama, Yasuhiro Okamoto, Kazuki Ota, Naotaka Kuroda, Masahiro Tanomura, Hironobu Miyamoto: High Power GaN-FET Amplifier with Reduced Memory Effects for W-CDMA Base Stations. IEICE Transactions 90-C(5): 929-936 (2007)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:08 CET by the dblp team