Hans-Georg Osthof Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys1990
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Bernd Becker, Thomas Burch, Günter Hotz, D. Kiel, Reiner Kolla, Paul Molitor, Hans-Georg Osthof, Gisela Pitsch, Uwe Sparmann: A graphical system for hierarchical specifications and checkups of VLSI circuits. EURO-DAC 1990: 174-179
1989
b1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Reiner Kolla, Paul Molitor, Hans-Georg Osthof: Einführung in den VLSI-Entwurf. Leitfäden und Monographien der Informatik, Teubner 1989, isbn 978-3-519-02273-2, pp. 1-352
1987
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Bernd Becker, Hans-Georg Osthof: Layouts with Wires of Balanced Length. Inf. Comput. 73(1): 45-59 (1987)
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Bernd Becker, Günter Hotz, Reiner Kolla, Paul Molitor, Hans-Georg Osthof: Hierarchical Design Based on a Calculus of Nets. DAC 1987: 649-653
1985
c1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Bernd Becker, Hans-Georg Osthof: Layouts with Wires of Balanced Length. STACS 1985: 21-31

Coauthor Index

1Bernd Becker
[c3] [j1] [c2] [c1]
2Thomas Burch
[c3]
3Günter Hotz
[c3] [c2]
4D. Kiel
[c3]
5Reiner Kolla
[c3] [b1] [c2]
6Paul Molitor
[c3] [b1] [c2]
7Gisela Pitsch
[c3]
8Uwe Sparmann
[c3]
Last update Sat May 25 20:00:34 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page