Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Yunheung Paek
2010 – today
- 2013
[j27]Jongwon Lee, Yohan Ko, Kyoungwoo Lee, Jonghee M. Youn, Yunheung Paek: Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures. TACO 9(4): 48 (2013)- [j26]Jongwon Lee, Jonghee M. Youn, Doosan Cho, Yunheung Paek: Reducing instruction bit-width for low-power VLIW architectures. ACM Trans. Design Autom. Electr. Syst. 18(2): 25 (2013)
- [c45]Seungjun Yang, Yongin Kwon, Yeongpil Cho, Hayoon Yi, Donghyun Kwon, Jonghee M. Youn, Yunheung Paek: Fast dynamic execution offloading for efficient mobile cloud computing. PerCom 2013: 20-28
- 2012
- [j25]Yongjoo Kim, Jongeun Lee, Toan X. Mai, Yunheung Paek: Improving performance of nested loops on reconfigurable array processors. TACO 8(4): 32 (2012)
- [c44]Yongjoo Kim, Jongeun Lee, Jinyong Lee, Toan X. Mai, Ingoo Heo, Yunheung Paek: Exploiting Both Pipelining and Data Parallelism with SIMD Reconfigurable Architecture. ARC 2012: 40-52
- [c43]Hyungon Moon, Hojoon Lee, Jihoon Lee, Kihwan Kim, Yunheung Paek, Brent Byunghoon Kang: Vigilare: toward snoop-based kernel integrity monitor. ACM Conference on Computer and Communications Security 2012: 28-37
- [c42]Jongwon Lee, Doosan Cho, Yunheung Paek: An Efficient Management Technique for Fast SRAM Subsystems. ICHIT (1) 2012: 412-419
- [c41]Jongwon Lee, Jonghee M. Youn, Jihoon Lee, Minwook Ahn, Yunheung Paek: Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set. IPDPS 2012: 119-130
- [c40]Ingoo Heo, Sanghyun Park, Yunheung Paek: Compiler and microarchitectural approaches for register file thermal management. ISCAS 2012: 257-260
- 2011
- [j24]Jonghee M. Youn, Jongwon Lee, Yunheung Paek, Jongeun Lee, Hanno Scharwächter, Rainer Leupers: Fast graph-based instruction selection for multi-output instructions. Softw., Pract. Exper. 41(6): 717-736 (2011)
- [j23]Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Jonghee W. Yoon, Doosan Cho, Yunheung Paek: High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 30(11): 1599-1609 (2011)
- [j22]Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Yunheung Paek: Memory access optimization in compilation for coarse-grained reconfigurable architectures. ACM Trans. Design Autom. Electr. Syst. 16(4): 42 (2011)
- [c39]Jonghee W. Yoon, Jongeun Lee, Jaewan Jung, Sanghyun Park, Yongjoo Kim, Yunheung Paek, Doosan Cho: I2CRF: Incremental interconnect customization for embedded reconfigurable fabrics. DATE 2011: 1346-1351
- 2010
- [j21]Jonghee M. Youn, Minwook Ahn, Yunheung Paek, Jongwung Kim, Jeonghun Cho: Two versions of architectures for dynamic implied addressing mode. Journal of Systems Architecture - Embedded Systems Design 56(8): 368-383 (2010)
- [c38]Jonghee M. Youn, Jongwon Lee, Yunheung Paek, Jongwung Kim, Jeonghun Cho: Implementing dynamic implied addressing mode for multi-output instructions. CASES 2010: 87-96
- [c37]Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Jonghee W. Yoon, Yunheung Paek: Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays. HiPEAC 2010: 171-185
- [c36]Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Yunheung Paek: Operation and data mapping for CGRAs with multi-bank memory. LCTES 2010: 17-26
2000 – 2009
- 2009
- [j20]Aviral Shrivastava, Ilya Issenin, Nikil Dutt, Sanghyun Park, Yunheung Paek: Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 28(3): 461-465 (2009)
- [j19]Doosan Cho, Sudeep Pasricha, Ilya Issenin, Nikil D. Dutt, Minwook Ahn, Yunheung Paek: Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. IEEE Trans. on CAD of Integrated Circuits and Systems 28(4): 554-567 (2009)
- [j18]Minwook Ahn, Yunheung Paek: Register coalescing techniques for heterogeneous register architecture with copy sifting. ACM Trans. Embedded Comput. Syst. 8(2) (2009)
- [j17]Minwook Ahn, Yunheung Paek: Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers. T. HiPEAC 2: 149-172 (2009)
- [j16]Jonghee W. Yoon, Aviral Shrivastava, Sanghyun Park, Minwook Ahn, Yunheung Paek: A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures. IEEE Trans. VLSI Syst. 17(11): 1565-1578 (2009)
- [c35]Minwook Ahn, Jonghee M. Youn, Youngkyu Choi, Doosan Cho, Yunheung Paek: Iterative Algorithm for Compound Instruction Selection with Register Coalescing. DSD 2009: 513-520
- [c34]Jonghee M. Youn, Daeho Kim, Minwook Ahn, Yongjoo Kim, Yunheung Paek: Orthogonal Instruction Encoding for a 16-bit Embedded Processor with Dynamic Implied Addressing Mode. HPCC 2009: 545-550
- [c33]Junwook Kwak, Sechul Shin, Soohyun Kwon, Hochang Chae, Jeonghun Cho, Yunheung Paek, Yenjo Han, Heeseok Kim, Jin Seok: Management environment of mass Windows Servers for server-based computing. ICOIN 2009: 1-3
- [c32]Jonghee M. Youn, Minwook Ahn, Daeho Kim, Jonghee W. Yoon, Yunheung Paek, Sechul Shin, Hochang Chae, Jeonghun Cho: A new addressing mode for the encoding space problem on embedded processors. SASP 2009: 58-61
- 2008
- [j15]Sanghyun Park, Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek, Eugene Earlie: Register File Power Reduction Using Bypass Sensitive Compiler. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 1155-1159 (2008)
- [j14]Seongnam Kwon, Yongjoo Kim, Woo-Chul Jeun, Soonhoi Ha, Yunheung Paek: A retargetable parallel-programming framework for MPSoC. ACM Trans. Design Autom. Electr. Syst. 13(3) (2008)
- [c31]Jonghee W. Yoon, Aviral Shrivastava, Sanghyun Park, Minwook Ahn, Reiley Jeyapaul, Yunheung Paek: SPKM : A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. ASP-DAC 2008: 776-782
- [c30]Sanghyun Park, Aviral Shrivastava, Yunheung Paek: Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors. DATE 2008: 1190-1195
- [c29]Doosan Cho, Sudeep Pasricha, Ilya Issenin, Nikil Dutt, Yunheung Paek, SunJun Ko: Compiler driven data layout optimization for regular/irregular array access patterns. LCTES 2008: 41-50
- 2007
- [j13]Yunheung Paek, Minwook Ahn, Doosan Cho, Taehwan Kim: Efficient embedded code generation with multiple load/store instructions. Softw., Pract. Exper. 37(11): 1133-1159 (2007)
- [j12]Aviral Shrivastava, Sanghyun Park, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek: Automatic Design Space Exploration of Register Bypasses in Embedded Processors. IEEE Trans. on CAD of Integrated Circuits and Systems 26(12): 2102-2115 (2007)
- [j11]Rajiv Gupta, Yunheung Paek: Introduction to the special LCTES'05 issue. ACM Trans. Embedded Comput. Syst. 6(4) (2007)
- [c28]Doosan Cho, Ilya Issenin, Nikil Dutt, Jonghee W. Yoon, Yunheung Paek: Software controlled memory layout reorganization for irregular array access patterns. CASES 2007: 179-188
- [c27]Doosan Cho, Ravi Ayyagari, Gang-Ryung Uh, Yunheung Paek: Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors. CC 2007: 16-31
- [c26]Hanno Scharwächter, Jonghee M. Youn, Rainer Leupers, Yunheung Paek, Gerd Ascheid, Heinrich Meyr: A code-generator generator for multi-output instructions. CODES+ISSS 2007: 131-136
- [c25]Minwook Ahn, Jooyeon Lee, Yunheung Paek: Optimistic coalescing for heterogeneous register architectures. LCTES 2007: 93-102
- [e2]Lynn Choi, Yunheung Paek, Sangyeun Cho (Eds.): Advances in Computer Systems Architecture, 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings. Lecture Notes in Computer Science 4697, Springer 2007, ISBN 978-3-540-74308-8
- 2006
- [j10]Prasad A. Kulkarni, Wankang Zhao, Stephen Hines, David B. Whalley, Xin Yuan, Robert van Engelen, Kyle Gallivan, Jason Hiser, Jack W. Davidson, Baosheng Cai, Mark W. Bailey, Hwashin Moon, Kyunghwan Cho, Yunheung Paek: VISTA: VPO interactive system for tuning applications. ACM Trans. Embedded Comput. Syst. 5(4): 819-863 (2006)
- [c24]Minwook Ahn, Jonghee W. Yoon, Yunheung Paek, Yoonjin Kim, Mary Kiemb, Kiyoung Choi: A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. DATE 2006: 363-368
- [c23]Sanghyun Park, Eugene Earlie, Aviral Shrivastava, Alex Nicolau, Nikil Dutt, Yunheung Paek: Automatic generation of operation tables for fast exploration of bypasses in embedded processors. DATE 2006: 1197-1202
- [c22]Doosan Cho, Ravi Ayyagari, Gang-Ryung Uh, Yunheung Paek: Instruction Re-selection for Iterative Modulo Scheduling on High Performance Multi-issue DSPs. EUC Workshops 2006: 741-754
- [c21]Jeonghun Cho, Yunheung Paek: Run-Time Memory Optimization for DDMB Architecture Through a CCB Algorithm. EUC Workshops 2006: 775-784
- [c20]Yoonjin Kim, Ilhyun Park, Kiyoung Choi, Yunheung Paek: Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture. ISLPED 2006: 310-315
- [c19]Sanghyun Park, Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek, Eugene Earlie: Bypass aware instruction scheduling for register file power reduction. LCTES 2006: 173-181
- 2005
- [j9]Gang-Ryung Uh, Yuhong Wang, David B. Whalley, Sanjay Jinturkar, Yunheung Paek, Vincent Cao, Chris Burns: Compiler transformations for effectively exploiting a zero overhead loop buffer. Softw., Pract. Exper. 35(4): 393-412 (2005)
- [e1]Yunheung Paek, Rajiv Gupta (Eds.): Proceedings of the 2005 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'05), Chicago, Illinois, USA, June 15-17, 2005. ACM 2005, ISBN 1-59593-018-3
- 2004
- [j8]Jinhwan Kim, Yunheung Paek, Gang-Ryung Uh: Code optimizations for a VLIW-style network processing unit. Softw., Pract. Exper. 34(9): 847-874 (2004)
- [j7]Jeonghun Cho, Yunheung Paek, David B. Whalley: Fast memory bank assignment for fixed-point digital signal processors. ACM Trans. Design Autom. Electr. Syst. 9(1): 52-74 (2004)
- [c18]Yunheung Paek, Junsik Choi, Jinoo Joung, Junseo Lee, Seonwook Kim: Exploiting Parallelism in Memory Operations for Code Optimization. LCPC 2004: 132-148
- 2003
- [c17]
- [c16]Prasad A. Kulkarni, Wankang Zhao, Hwashin Moon, Kyunghwan Cho, David B. Whalley, Jack W. Davidson, Mark W. Bailey, Yunheung Paek, Kyle Gallivan: Finding effective optimization phase sequences. LCTES 2003: 12-23
- [c15]Yunheung Paek, Minwook Ahn, Soonho Lee: Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation. SCOPES 2003: 151-166
- 2002
- [j6]Oukseh Lee, Kwangkeun Yi, Yunheung Paek: A proof method for the correctness of modularized 0CFA. Inf. Process. Lett. 81(4): 179-185 (2002)
- [j5]Yunheung Paek, Jay Hoeflinger, David A. Padua: Efficient and precise array access analysis. ACM Trans. Program. Lang. Syst. 24(1): 65-109 (2002)
- [j4]Yunheung Paek, Angeles G. Navarro, Emilio L. Zapata, Jay Hoeflinger, David A. Padua: An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 13(3): 241-259 (2002)
- [c14]Jeonghun Cho, Jinhwan Kim, Yunheung Paek: A Study on Data Allocation of On-Chip Dual Memory Banks. Interaction between Compilers and Computer Architectures 2002: 68-
- [c13]Jinhwan Kim, Sungjoon Jung, Yunheung Paek, Gang-Ryung Uh: Experience with a retargetable compiler for a commercial network processor. CASES 2002: 178-187
- [c12]Jeonghun Cho, Yunheung Paek, David B. Whalley: Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms. LCTES-SCOPES 2002: 130-138
- 2001
- [j3]Jay Hoeflinger, Yunheung Paek, Kwang Yi: Unified Interprocedural Parallelism Detection. International Journal of Parallel Programming 29(2): 185-215 (2001)
- [c11]Sungjoon Jung, Yunheung Paek: The very portable optimizer for digital signal processors. CASES 2001: 84-92
- [c10]Sang Seok Lim, Yunheung Paek, Kyu Ho Park, Jay Hoeflinger: A Parallel Programming Environment for a V-Busbased PC-cluste. CLUSTER 2001: 235-
- 2000
- [c9]Jay Hoeflinger, Yunheung Paek: A Comparative Analysis of Dependence Testing Mechanisms. LCPC 2000: 289-303
1990 – 1999
- 1999
- [c8]Andrew Sohn, Yunheung Paek, Jui-Yuan Ku, Yuetsu Kodama, Yoshinori Yamaguchi: Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors. HPCA 1999: 310-314
- [c7]
- 1998
- [c6]Yunheung Paek, Angeles G. Navarro, Emilio L. Zapata, David A. Padua: Parallelization of Benchmarks for Scalable Shared-Memory Multiprocessors. IEEE PACT 1998: 401-
- [c5]Yunheung Paek, David A. Padua: Experimental Study of Compiler Techniques for NUMA Machines. IPPS/SPDP 1998: 187-193
- [c4]Yunheung Paek, Jay Hoeflinger, David A. Padua: Simplification of Array Access Patterns for Compiler Optimizations. PLDI 1998: 60-71
- 1997
- [j2]Yunheung Paek, David A. Padua: Compiling for Scalable Multiprocessors with Polaris. Parallel Processing Letters 7(4): 425-436 (1997)
- [c3]Angeles G. Navarro, Emilio L. Zapata, Yunheung Paek, David A. Padua: Compiler Techniques for Effective Communication on Distributed-Memory Multiprocessors. ICPP 1997: 74-77
- 1996
- [j1]William Blume, Ramon Doallo, Rudolf Eigenmann, John Grout, Jay Hoeflinger, Thomas Lawrence, Jaejin Lee, David A. Padua, Yunheung Paek, William M. Pottenger, Lawrence Rauchwerger, Peng Tu: Parallel Programming with Polaris. IEEE Computer 29(12): 87-81 (1996)
- [c2]William Blume, Rudolf Eigenmann, Keith Faigin, John Grout, Jaejin Lee, Thomas Lawrence, Jay Hoeflinger, David A. Padua, Yunheung Paek, Paul Petersen, William M. Pottenger, Lawrence Rauchwerger, Peng Tu, Stephen Weatherford: Restructuring Programs for High-Speed Computers with Polaris. ICPP Workshop 1996: 149-161
- [c1]Yunheung Paek, David A. Padua: Automatic Parallelization for Non-cache Coherent Multiprocessors. LCPC 1996: 266-284
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-15 22:58 CEST by the dblp team