Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Mondira Deb Pant
2000 – 2009
- 2002
[j1]Mondira Deb Pant, Pankaj Pant, D. Scott Wills: On-chip decoupling capacitor optimization using architectural level prediction. IEEE Trans. VLSI Syst. 10(3): 319-326 (2002)- 2000
[c3]Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari: Inductive Noise Reduction at the Architectural Level. VLSI Design 2000: 162-167
1990 – 1999
- 1999
[c2]Lucian Codrescu, Mondira Deb Pant, Tarek M. Taha, John Eble, D. Scott Wills, James D. Meindl: Exploring Microprocessor Architectures for Gigascale Integration. ARVLSI 1999: 242-255
[c1]Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari: An architectural solution for the inductive noise problem due to clock-gating. ISLPED 1999: 255-257
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 20:58 CET by the dblp team



