| 1997 | ||
|---|---|---|
| j1 | Joon-Seo Yim, Chang-Jae Park, In-Cheol Park, Chong-Min Kyung: Design Verification of Complex Microprocessors. Journal of Circuits, Systems, and Computers 7(4): 301-318 (1997) | |
| c3 | Joon-Seo Yim, Chang-Jae Park, Woo-Seung Yang, Hun-Seung Oh, Hee-Choul Lee, Hoon Choi, Tae-Hoon Kim, Seungjong Lee, Nara Won, Yung-Hei Lee, In-Cheol Park, Chong-Min Kyung: Verification methodology of compatible microprocessors. ASP-DAC 1997: 173-180 | |
| c2 | Joon-Seo Yim, Hee-Choul Lee, Tae-Hoon Kim, Bong-Il Park, Chang-Jae Park, In-Cheol Park, Chong-Min Kyung: Single cycle access cache for the misaligned data and instruction prefetch. ASP-DAC 1997: 677-678 | |
| c1 | Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon Choi, Woo-Seung Yang, Hun-Seung Oh, In-Cheol Park, Chong-Min Kyung: A C-Based RTL Design Verification Methodology for Complex Microprocessor. DAC 1997: 83-88 | |
| 1 | Hoon Choi | |
| 2 | Yoon-Ho Hwang | |
| 3 | Tae-Hoon Kim | |
| 4 | Chong-Min Kyung | |
| 5 | Hee-Choul Lee | |
| 6 | Seungjong Lee | |
| 7 | Yung-Hei Lee | |
| 8 | Hun-Seung Oh | |
| 9 | Bong-Il Park | |
| 10 | In-Cheol Park | |
| 11 | Nara Won | |
| 12 | Woo-Seung Yang | |
| 13 | Joon-Seo Yim |
Data released under the ODC-BY 1.0 license — See also our legal information page