| 2004 | ||
|---|---|---|
| j1 | Girish B. Ratanpal, Ronald D. Williams, Travis N. Blalock: An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks. IEEE Trans. Dependable Sec. Comput. 1(3): 179-189 (2004) | |
| 2001 | ||
| c1 | José G. Delgado-Frias, Girish B. Ratanpal: A VLSI wrapped wave front arbiter for crossbar switches. ACM Great Lakes Symposium on VLSI 2001: 85-88 | |
| 1 | Travis N. Blalock | |
| 2 | José G. Delgado-Frias | |
| 3 | Ronald D. Williams |
Data released under the ODC-BY 1.0 license — See also our legal information page