Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Lakshmi N. Reddy
2010 – today
- 2013
[c9]Haoxing Ren, Ruchir Puri, Lakshmi N. Reddy, Smita Krishnaswamy, Cindy Washburn, Joel Earl, Joachim Keinert: Intuitive ECO synthesis for high performance circuits. DATE 2013: 1002-1007- 2012
- [c8]Yaoguang Wei, Cliff C. N. Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi N. Reddy, Andrew D. Huber, Gustavo E. Téllez, Douglas Keller, Sachin S. Sapatnekar: GLARE: global and local wiring aware routability evaluation. DAC 2012: 768-773
- 2011
- [j4]Joshua Friedrich, Ruchir Puri, Uwe Brandt, Markus Buehler, Jack DiLullo, Jeremy Hopkins, Mozammel Hossain, Michael A. Kazda, Joachim Keinert, Zahi M. Kurzum, Douglass Lamb, Alice Lee, Frank Musante, Jens Noack, Peter J. Osler, Stephen Posluszny, Haifeng Qian, Shyam Ramji, Vasant B. Rao, Lakshmi N. Reddy, Haoxing Ren, Thomas E. Rosser, Benjamin R. Russell, Cliff C. N. Sze, Gustavo E. Téllez: Design methodology for the IBM POWER7 microprocessor. IBM Journal of Research and Development 55(3): 9 (2011)
- 2010
- [c7]Hua Xiang, Haoxing Ren, Louise Trevillyan, Lakshmi N. Reddy, Ruchir Puri, Minsik Cho: Logical and physical restructuring of fan-in trees. ISPD 2010: 67-74
2000 – 2009
- 2004
- [j3]Louise Trevillyan, David S. Kung, Ruchir Puri, Lakshmi N. Reddy, Michael A. Kazda: An Integrated Environment for Technology Closure of Deep-Submicron IC Designs. IEEE Design & Test of Computers 21(1): 14-22 (2004)
- 2000
- [c6]Wilm E. Donath, Prabhakar Kudva, Leon Stok, Paul Villarrubia, Lakshmi N. Reddy, Andrew Sullivan, Kanad Chakraborty: Transformational Placement and Synthesis. DATE 2000: 194-201
1990 – 1999
- 1999
- [c5]Wilm E. Donath, Prabhakar Kudva, Lakshmi N. Reddy: Performance Driven Optimization of Network Length in Physical Placement. ICCD 1999: 258-265
- 1996
- [j2]Leon Stok, David S. Kung, Daniel Brand, Anthony D. Drumm, Andrew J. Sullivan, Lakshmi N. Reddy, Nathaniel Hieter, David J. Geiger, Han Hsun Chao, Peter J. Osler: BooleDozer: Logic synthesis for ASICs. IBM Journal of Research and Development 40(4): 407-430 (1996)
- 1993
- [j1]Irith Pomeranz, Lakshmi N. Reddy, Sudhakar M. Reddy: COMPACTEST: a method to generate compact test sets for combinational circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 12(7): 1040-1049 (1993)
- 1992
- [c4]Lakshmi N. Reddy, Irith Pomeranz, Sudhakar M. Reddy: COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits. ICCAD 1992: 568-574
- [c3]Sandip Kundu, Leendert M. Huisman, Indira Nair, Vijay S. Iyengar, Lakshmi N. Reddy: A Small Test Generator for Large Designs. ITC 1992: 30-40
- 1991
- [c2]Irith Pomeranz, Sudhakar M. Reddy, Lakshmi N. Reddy: Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy. ICCAD 1991: 454-457
- [c1]Irith Pomeranz, Lakshmi N. Reddy, Sudhakar M. Reddy: COMPACTEST: A Method to Generate Compact Test Sets for Combinatorial Circuits. ITC 1991: 194-203
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-05-19 19:34 CEST by the dblp team