Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Thomas E. Rosser
2010 – today
- 2011
[j2]Joshua Friedrich, Ruchir Puri, Uwe Brandt, Markus Buehler, Jack DiLullo, Jeremy Hopkins, Mozammel Hossain, Michael A. Kazda, Joachim Keinert, Zahi M. Kurzum, Douglass Lamb, Alice Lee, Frank Musante, Jens Noack, Peter J. Osler, Stephen Posluszny, Haifeng Qian, Shyam Ramji, Vasant B. Rao, Lakshmi N. Reddy, Haoxing Ren, Thomas E. Rosser, Benjamin R. Russell, Cliff C. N. Sze, Gustavo E. Téllez: Design methodology for the IBM POWER7 microprocessor. IBM Journal of Research and Development 55(3): 9 (2011)
2000 – 2009
- 2007
- [j1]Rex Berridge, Robert M. Averill III, Arnold E. Barish, Michael A. Bowen, Peter J. Camporese, Jack DiLullo, Peter E. Dudley, Joachim Keinert, David W. Lewis, Robert D. Morel, Thomas E. Rosser, Nicole S. Schwartz, Philip Shephard, Howard H. Smith, Dave Thomas, Phillip J. Restle, John R. Ripley, Stephen L. Runyon, Patrick M. Williams: IBM POWER6 microprocessor physical design and design methodology. IBM Journal of Research and Development 51(6): 685-714 (2007)
- 2003
- [c2]Yiu-Hing Chan, Prabhakar Kudva, Lisa B. Lacey, Gregory A. Northrop, Thomas E. Rosser: Physical synthesis methodology for high performance microprocessors. DAC 2003: 696-701
1990 – 1999
- 1996
- [c1]Ruchir Puri, Andrew Bjorksten, Thomas E. Rosser: Logic optimization by output phase assignment in dynamic logic synthesis. ICCAD 1996: 2-7
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-19 21:34 CET by the dblp team