Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Richard L. Rudell
1990 – 1999
- 1996
[c4]- 1995
- [c3]Vigyan Singhal, Carl Pixley, Richard L. Rudell, Robert K. Brayton: The Validity of Retiming Sequential Circuits. DAC 1995: 316-321
- [e2]Richard L. Rudell (Ed.): Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995, San Jose, California, USA, November 5-9, 1995. IEEE Computer Society 1995, ISBN 0-8186-7213-7
- 1994
- [c2]
- [e1]Jochen A. G. Jess, Richard L. Rudell (Eds.): Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, 1994, San Jose, California, USA, November 6-10, 1994. IEEE Computer Society 1994, ISBN 0-89791-690-5
- 1990
- [c1]Karl S. Brace, Richard L. Rudell, Randal E. Bryant: Efficient Implementation of a BDD Package. DAC 1990: 40-45
1980 – 1989
- 1988
- [j3]Karen A. Bartlett, Robert K. Brayton, Gary D. Hachtel, Reily M. Jacoby, Christopher R. Morrison, Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli, Albert R. Wang: Multi-level logic minimization using implicit don't cares. IEEE Trans. on CAD of Integrated Circuits and Systems 7(6): 723-740 (1988)
- 1987
- [j2]Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli: Multiple-Valued Minimization for PLA Optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 6(5): 727-750 (1987)
- [j1]Robert K. Brayton, Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli, Albert R. Wang: MIS: A Multiple-Level Logic Optimization System. IEEE Trans. on CAD of Integrated Circuits and Systems 6(6): 1062-1081 (1987)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:14 CET by the dblp team