| 1987 | ||
|---|---|---|
| j1 | Zeev Barzilai, J. Lawrence Carter, Barry K. Rosen, Joe D. Rutledge: HSS--A High-Speed Simulator. IEEE Trans. on CAD of Integrated Circuits and Systems 6(4): 601-617 (1987) | |
| 1986 | ||
| c1 | Zeev Barzilai, J. Lawrence Carter, Vijay S. Iyengar, Indira Nair, Barry K. Rosen, Joe D. Rutledge, Gabriel M. Silberman: Efficient Fault Simulation of CMOS Circuits with Accurate Models. ITC 1986: 520-529 | |
| 1 | Zeev Barzilai | |
| 2 | J. Lawrence Carter | |
| 3 | Vijay S. Iyengar | |
| 4 | Indira Nair | |
| 5 | Barry K. Rosen | |
| 6 | Gabriel M. Silberman |
Data released under the ODC-BY 1.0 license — See also our legal information page