| 2007 | ||
|---|---|---|
| j3 | John Kubiatowicz, Howard Sachs: Guest Editors' Introduction: Hot Chips 18. IEEE Micro 27(2): 7-9 (2007) | |
| 2003 | ||
| c2 | Howard Sachs: A New High Performance Embedded "Hard Core" Vector DSP Architecture for Multimedia Applications. ESTImedia 2003: 2-4 | |
| 1999 | ||
| j2 | ||
| 1995 | ||
| c1 | Siamak Arya, Howard Sachs, Sreeram Duvvuru: An architecture for high instruction level parallelism. HICSS (1) 1995: 153-162 | |
| 1989 | ||
| j1 | Walter Hollingsworth, Howard Sachs, Alan Jay Smith: The Clipper Processor: Instruction Set Architecture and Implementation. Commun. ACM 32(2): 200-219 (1989) | |
| 1 | Siamak Arya | |
| 2 | Mark Birnbaum | |
| 3 | Sreeram Duvvuru | |
| 4 | Walter Hollingsworth | |
| 5 | John Kubiatowicz | |
| 6 | Alan Jay Smith |
Colors in the list of coauthors
Last update Mon May 20 07:34:14 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page