Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Hirofumi Sakane
2000 – 2009
- 2008
[j1]Yohei Hori, Hiroyuki Yokoyama, Hirofumi Sakane, Kenji Toda: A Secure Content Delivery System Based on a Partially Reconfigurable FPGA. IEICE Transactions 91-D(5): 1398-1407 (2008)
[c11]Yohei Hori, Akashi Satoh, Hirofumi Sakane, Kenji Toda: Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. FPL 2008: 23-28
[c10]Yohei Hori, Akashi Satoh, Hirofumi Sakane, Kenji Toda: Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems. IWSEC 2008: 261-278- 2007
[c9]Yohei Hori, Hiroyuki Yokoyama, Hirofumi Sakane, Kenji Toda: A Secure Digital Content Delivery System Based on Partially Reconfigurable Hardware. FPT 2007: 253-256- 2003
[c8]Hirofumi Sakane, Levent Yakay, Vishal Karna, Clement Leung, Guang R. Gao: DIMES: an iterative emulation platform for Multiprocessor-System-On-Chip designs. FPT 2003: 244-251
1990 – 1999
- 1998
[c7]Hayato Yamana, Hanpei Koike, Yuetsu Kodama, Hirofumi Sakane, Yoshinori Yamaguchi: Fast Speculative Search Engine on the Highly Parallel Computer EM-X. SIGIR 1998: 390- 1997
[c6]Yuetsu Kodama, Hirofumi Sakane, Hanpei Koike, Mitsuhisa Sato, Shuichi Sakai, Yoshinori Yamaguchi: Parallel Execution of Radix Sort Program Using Fine-Grain Communication. IEEE PACT 1997: 136-145
[c5]Mitsuhisa Sato, Yuetsu Kodama, Hirofumi Sakane, Hayato Yamana, Shuichi Sakai, Yoshinori Yamaguchi: Experience with Fine-Grain Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation. IPPS 1997: 242-248
[c4]Andrew Sohn, Yuetsu Kodama, Jui Ku, Mitsuhisa Sato, Hirofumi Sakane, Hayato Yamana, Shuichi Sakai, Yoshinori Yamaguchi: Fine-Grain Multithreading with the EM-X Multiprocessor. SPAA 1997: 189-198- 1996
[c3]Andrew Sohn, Jui Ku, Yuetsu Kodama, Mitsuhisa Sato, Hirofumi Sakane, Hayato Yamana, Shuichi Sakai, Yoshinori Yamaguchi: Identifying the capability of overlapping computation with communication. IEEE PACT 1996: 133-138- 1995
[c2]Hayato Yamana, Mitsuhisa Sato, Yuetsu Kodama, Hirofumi Sakane, Shuichi Sakai, Yoshinori Yamaguchi: A Macrotask-level Unlimited Speculative Execution on Multiprocessors. International Conference on Supercomputing 1995: 328-337- 1994
[c1]Mitsuhisa Sato, Yuetsu Kodama, Hirofumi Sakane, Yoshinori Yamaguchi, Shuichi Sakai: Programming with Distributed Data Structure for EM-X Multiprocessor. Theory and Practice of Parallel Programming 1994: 472-483
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:18 CET by the dblp team



