| 2010 | ||
|---|---|---|
| c3 | Jente B. Kuang, Jeremy D. Schaub, Fadi H. Gebara, Dieter F. Wendel, Sudesh Saroop, Tuyet Nguyen, Thomas Fröhnel, Antje Müller, Christopher M. Durham, Rolf Sautter, Bryan Lloyd, Bryan J. Robbins, Juergen Pille, Sani R. Nassif, Kevin J. Nowka: A 32nm 0.5V-supply dual-read 6T SRAM. CICC 2010: 1-4 | |
| c2 | Jürgen Pille, Dieter F. Wendel, Otto Wagner, Rolf Sautter, Wolfgang Penth, Thomas Fröhnel, Stefan Büttner, Otto A. Torreiter, Martin Eckert, Jose Paredes, David Hrusecky, David Ray, Miles Canada: A 32kB 2R/1W L1 data cache in 45nm SOI technology for the POWER7TM processor. ISSCC 2010: 344-345 | |
| 2006 | ||
| c1 | Nicolas Mäding, Jens Leenstra, Juergen Pille, Rolf Sautter, Stefan Büttner, S. Ehrenreich, W. Haller: The vector fixed point unit of the synergistic processor element of the cell architecture processor. DATE Designers' Forum 2006: 244-248 | |
Data released under the ODC-BY 1.0 license — See also our legal information page