| 2013 | ||
|---|---|---|
| c2 | Lukas Kull, Thomas Toifl, Martin Schmatz, Pier Andrea Francese, Christian Menolfi, Matthias Braendli, Marcel A. Kossel, Thomas Morf, Toke Meyer Andersen, Yusuf Leblebici: A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS. ISSCC 2013: 468-469 | |
| 2010 | ||
| j3 | Robert Reutemann, Michael Ruegg, Fran Keyser, John Bergkvist, Daniel Dreps, Thomas Toifl, Martin Schmatz: A 4.5 mW/Gb/s 6.4 Gb/s 22+1-Lane Source Synchronous Receiver Core With Optional Cleanup PLL in 65 nm CMOS. J. Solid-State Circuits 45(12): 2850-2860 (2010) | |
| c1 | Robert Reutemann, Michael Ruegg, Fran Keyser, John Bergkvist, Daniel Dreps, Thomas Toifl, Martin Schmatz: A 4.5mW/Gb/s 6.4Gb/s 22+1-lane source-synchronous link rx core with optional cleanup PLL in 65nm CMOS. ISSCC 2010: 160-161 | |
| 2006 | ||
| j2 | Thomas Toifl, Martin Schmatz, Christian Menolfi: Low-Complexity Adaptive Equalization for High-Speed Chip-to-Chip Communication Paths by Zero-Forcing of Jitter Components. IEEE Transactions on Communications 54(9): 1554-1557 (2006) | |
| 2004 | ||
| j1 | Marcel A. Kossel, Martin Schmatz: Jitter Measurements of High-Speed Serial Links. IEEE Design & Test of Computers 21(6): 536-543 (2004) | |
Data released under the ODC-BY 1.0 license — See also our legal information page