Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Norbert Seifert
2010 – today
- 2010
[j3]Norbert Seifert: Radiation-induced Soft Errors: A Chip-level Modeling Perspective. Foundations and Trends in Electronic Design Automation 4(2-3): 99-221 (2010)- [c11]Arijit Biswas, Charles Recchia, Shubhendu S. Mukherjee, Vinod Ambrose, Leo Chan, Aamer Jaleel, Athanasios E. Papathanasiou, Mike Plaster, Norbert Seifert: Explaining cache SER anomaly using DUE AVF measurement. HPCA 2010: 1-12
2000 – 2009
- 2008
- [c10]
- [c9]Norbert Seifert: Soft Error Rates of Hardened Sequentials utilizing Local Redundancy. IOLTS 2008: 49-50
- 2007
- [c8]Subhasish Mitra, Pia Sanda, Norbert Seifert: Soft Errors: Technology Trends, System Effects, and Protection Techniques. IOLTS 2007: 4
- [c7]Ming Zhang, T. M. Mak, James Tschanz, Kee Sup Kim, Norbert Seifert, Davia Lu: Design for Resilience to Soft Errors and Variations. IOLTS 2007: 23-28
- 2006
- [j2]Ming Zhang, Subhasish Mitra, T. M. Mak, Norbert Seifert, Nicholas J. Wang, Quan Shi, Kee Sup Kim, Naresh R. Shanbhag, Sanjay J. Patel: Sequential Element Design With Built-In Soft Error Resilience. IEEE Trans. VLSI Syst. 14(12): 1368-1378 (2006)
- [c6]
- [c5]Subhasish Mitra, Ming Zhang, Saad Waqas, Norbert Seifert, Balkaran S. Gill, Kee Sup Kim: Combinational Logic Soft Error Correction. ITC 2006: 1-9
- [c4]Subhasish Mitra, Ming Zhang, Norbert Seifert, T. M. Mak, Kee Sup Kim: Soft Error Resilient System Design through Error Correction. VLSI-SoC 2006: 332-337
- 2005
- [j1]Subhasish Mitra, Norbert Seifert, Ming Zhang, Quan Shi, Kee Sup Kim: Subhasish Mitra, Norbert Seifert, Ming Zhang, Quan Shi, Kee Sup Kim. IEEE Computer 38(2): 43-52 (2005)
- [c3]Subhasish Mitra, Tanay Karnik, Norbert Seifert, Ming Zhang: Logic soft errors in sub-65nm technologies design and CAD challenges. DAC 2005: 2-4
- [c2]Balkaran S. Gill, Christos A. Papachristou, Francis G. Wolff, Norbert Seifert: Node sensitivity analysis for soft errors in CMOS logic. ITC 2005: 9
- [c1]Subhasish Mitra, Ming Zhang, T. M. Mak, Norbert Seifert, Victor Zia, Kee Sup Kim: Logic soft errors: a major barrier to robust platform design. ITC 2005: 10
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 22:06 CET by the dblp team