| 2012 | ||
|---|---|---|
| j5 | Simha Sethumadhavan, Ryan Roberts, Yannis P. Tsividis: A Case for Hybrid Discrete-Continuous Architectures. Computer Architecture Letters 11(1): 1-4 (2012) | |
| j4 | John Demme, Simha Sethumadhavan: Approximate graph clustering for program characterization. TACO 8(4): 21 (2012) | |
| c16 | Ruby Lee, Simha Sethumadhavan, G. Edward Suh: Hardware enhanced security. ACM Conference on Computer and Communications Security 2012: 1052 | |
| c15 | Angelos D. Keromytis, Roxana Geambasu, Simha Sethumadhavan, Salvatore J. Stolfo, Junfeng Yang, Azzedine Benameur, Marc Dacier, Matthew C. Elder, Darrell M. Kienzle, Angelos Stavrou: The MEERKATS Cloud Security Architecture. ICDCS Workshops 2012: 446-450 | |
| c14 | John Demme, Robert Martin, Adam Waksman, Simha Sethumadhavan: Side-channel vulnerability factor: A metric for measuring information leakage. ISCA 2012: 106-117 | |
| c13 | Robert Martin, John Demme, Simha Sethumadhavan: TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. ISCA 2012: 118-129 | |
| 2011 | ||
| p1 | Haimonti Dutta, Alex Kamil, Manoj Pooleery, Simha Sethumadhavan, John Demme: Distributed Storage of Large-Scale Multidimensional Electroencephalogram Data Using Hadoop and HBase. Grid and Cloud Database Management 2011: 331-347 | |
| c12 | John Demme, Simha Sethumadhavan: Rapid identification of architectural bottlenecks via precise event counting. ISCA 2011: 353-364 | |
| c11 | Adam Waksman, Simha Sethumadhavan: Silencing Hardware Backdoors. IEEE Symposium on Security and Privacy 2011: 49-63 | |
| 2010 | ||
| c10 | Adam Waksman, Simha Sethumadhavan: Tamper Evident Microprocessors. IEEE Symposium on Security and Privacy 2010: 173-188 | |
| 2008 | ||
| j3 | Divya Gulati, Changkyu Kim, Simha Sethumadhavan, Stephen W. Keckler, Doug Burger: Multitasking workload scheduling on flexible core chip multiprocessors. SIGARCH Computer Architecture News 36(2): 46-55 (2008) | |
| c9 | Divya Gulati, Changkyu Kim, Simha Sethumadhavan, Stephen W. Keckler, Doug Burger: Multitasking workload scheduling on flexible-core chip multiprocessors. PACT 2008: 187-196 | |
| 2007 | ||
| c8 | Simha Sethumadhavan, Franziska Roesner, Joel S. Emer, Doug Burger, Stephen W. Keckler: Late-binding: enabling unordered load-store queues. ISCA 2007: 347-357 | |
| c7 | Changkyu Kim, Simha Sethumadhavan, M. S. Govindan, Nitya Ranganathan, Divya Gulati, Doug Burger, Stephen W. Keckler: Composable Lightweight Processors. MICRO 2007: 381-394 | |
| 2006 | ||
| c6 | Simha Sethumadhavan, Robert G. McDonald, Rajagopalan Desikan, Doug Burger, Stephen W. Keckler: Design and Implementation of the TRIPS Primary Memory System. ICCD 2006 | |
| c5 | Karthikeyan Sankaralingam, Ramadass Nagarajan, Robert G. McDonald, Rajagopalan Desikan, Saurabh Drolia, M. S. Govindan, Paul Gratz, Divya Gulati, Heather Hanson, Changkyu Kim, Haiming Liu, Nitya Ranganathan, Simha Sethumadhavan, Sadia Sharif, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger: Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. MICRO 2006: 480-491 | |
| 2004 | ||
| j2 | Simha Sethumadhavan, Rajagopalan Desikan, Doug Burger, Charles R. Moore, Stephen W. Keckler: Scalable Hardware Memory Disambiguation for High-ILP Processors. IEEE Micro 24(6): 118-127 (2004) | |
| c4 | Rajagopalan Desikan, Simha Sethumadhavan, Doug Burger, Stephen W. Keckler: Scalable selective re-execution for EDGE architectures. ASPLOS 2004: 120-132 | |
| 2003 | ||
| j1 | Karthikeyan Sankaralingam, Madhulika Yalamanchi, Simha Sethumadhavan, James C. Browne: Pagerank Computation and Keyword Search on Distributed Systems and P2P Networks. J. Grid Comput. 1(3): 291-307 (2003) | |
| c3 | Karthikeyan Sankaralingam, Simha Sethumadhavan, James C. Browne: Distributed Pagerank for P2P Systems. HPDC 2003: 58-69 | |
| c2 | Gregory S. Johnson, Simha Sethumadhavan: Compiler Directed Parallelization of Loops in Scale for Shared-Memory Multiprocessors. International Conference on Computational Science 2003: 946-955 | |
| c1 | Simha Sethumadhavan, Rajagopalan Desikan, Doug Burger, Charles R. Moore, Stephen W. Keckler: Scalable Hardware Memory Disambiguation for High ILP Processors. MICRO 2003: 399-410 | |
Colors in the list of coauthors
Last update Tue May 21 12:06:54 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page