Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Jinuk Luke Shin
2010 – today
- 2013
[j2]Jinuk Luke Shin, Robert T. Golla, Hongping Li, Sudesna Dash, Youngmoon Choi, Alan Smith, Harikaran Sathianathan, Mayur Joshi, Heechoul Park, Mohamed Elgebaly, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Mary Jo Doherty, Greg Grohoski, Curtis McAllister: The Next Generation 64b SPARC Core in a T4 SoC Processor. J. Solid-State Circuits 48(1): 82-90 (2013)- [c6]Jason Hart, Steve Butler, Hoyeol Cho, Yuefei Ge, Gregory Gruber, Dawei Huang, Changku Hwang, Daisy Jian, Timothy Johnson, Georgios Konstadinidis, Lance Kwong, Robert Masleid, Umesh Nawathe, Aparna Ramachandran, Yongning Sheng, Jinuk Luke Shin, Sebastian Turullols, Zuxu Qin, King Yen: 3.6GHz 16-core SPARC SoC processor in 28nm. ISSCC 2013: 48-49
- [c5]Venkatram Krishnaswamy, Dawei Huang, Sebastian Turullols, Jinuk Luke Shin: Bandwidth and power management of glueless 8-socket SPARC T5 system. ISSCC 2013: 58-59
- 2012
- [c4]Joshua Friedrich, Jinuk Luke Shin: Session 3 overview: Processors: High performance digital subcommittee. ISSCC 2012: 54-55
- [c3]Jinuk Luke Shin, Heechoul Park, Hongping Li, Alan Smith, Youngmoon Choi, Harikaran Sathianathan, Sudesna Dash, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Robert T. Golla, Mary Jo Doherty, Greg Grohoski, Curtis McAllister: The next-generation 64b SPARC core in a T4 SoC processor. ISSCC 2012: 60-62
- 2011
- [j1]Jinuk Luke Shin, Dawei Huang, Bruce Petrick, Changku Hwang, Kenway Tam, Alan Smith, Ha Pham, Hongping Li, Timothy Johnson, Francis Schumacher, Ana Sonia Leon, Allan Strong: A 40 nm 16-Core 128-Thread SPARC SoC Processor. J. Solid-State Circuits 46(1): 131-144 (2011)
- 2010
- [c2]Jinuk Luke Shin, Kenway Tam, Dawei Huang, Bruce Petrick, Ha Pham, Changku Hwang, Hongping Li, Alan Smith, Timothy Johnson, Francis Schumacher, David Greenhill, Ana Sonia Leon, Allan Strong: A 40nm 16-core 128-thread CMT SPARC SoC processor. ISSCC 2010: 98-99
2000 – 2009
- 2004
- [c1]Toshinari Takayanagi, Jinuk Luke Shin, Bruce Petrick, Jeffrey Su, Ana Sonia Leon: A dual-core 64b ultraSPARC microprocessor for dense server applications. DAC 2004: 673-677
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-10 22:32 CEST by the dblp team