| 2013 | ||
|---|---|---|
| c8 | Stergios Stergiou, Jawahar Jain: Optimizing BDDs for time-series dataset manipulation. DATE 2013: 1018-1021 | |
| 2011 | ||
| c7 | Stergios Stergiou: Implicit permutation enumeration networks and binary decision diagrams reordering. DAC 2011: 615-620 | |
| 2010 | ||
| c6 | Stergios Stergiou, Jawahar Jain: Dynamically resizable binary decision diagrams. ACM Great Lakes Symposium on VLSI 2010: 185-190 | |
| 2007 | ||
| j4 | Rutuparna Tamhankar, Srinivasan Murali, Stergios Stergiou, Antonio Pullini, Federico Angiolini, Luca Benini, Giovanni De Micheli: Timing-Error-Tolerant Network-on-Chip Design Methodology. IEEE Trans. on CAD of Integrated Circuits and Systems 26(7): 1297-1310 (2007) | |
| 2006 | ||
| c5 | Stergios Stergiou, Jawahar Jain: Disjunctive Transition Relation Decomposition for Efficient Reachability Analysis. HLDVT 2006: 29-36 | |
| 2005 | ||
| j3 | Dimitrios Voudouris, Stergios Stergiou, George K. Papakonstantinou: Minimization of Reversible Wave Cascades. IEICE Transactions 88-A(4): 1015-1023 (2005) | |
| j2 | Davide Bertozzi, Antoine Jalabert, Srinivasan Murali, Rutuparna Tamhankar, Stergios Stergiou, Luca Benini, Giovanni De Micheli: NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip. IEEE Trans. Parallel Distrib. Syst. 16(2): 113-129 (2005) | |
| c4 | Stergios Stergiou, Federico Angiolini, Salvatore Carta, Luigi Raffo, Davide Bertozzi, Giovanni De Micheli: ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips. DATE 2005: 1188-1193 | |
| 2004 | ||
| j1 | Stergios Stergiou, George K. Papakonstantinou: Exact Minimization Of Esop Expressions With Less Than Eight Product Terms. Journal of Circuits, Systems, and Computers 13(1): 1-15 (2004) | |
| c3 | Stergios Stergiou, Konstantinos Daskalakis, George K. Papakonstantinou: A fast and efficient heuristic ESOP minimization algorithm. ACM Great Lakes Symposium on VLSI 2004: 78-81 | |
| 2001 | ||
| c2 | Stavros S. Cosmadakis, Kleoni Ioannidou, Stergios Stergiou: View Serializable Updates of Concurrent Index Structures. DBPL 2001: 247-262 | |
| c1 | George Economakos, Stergios Stergiou, George K. Papakonstantinou, Vassilios Zoukos: A Multi-Lingual Synthesis and Verification Environment. DSD 2001: 8-15 | |
Colors in the list of coauthors
Last update Mon May 20 06:06:59 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page