Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Daisuke Suzuki
2010 – today
- 2013
[c13]Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu: Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating. ISSCC 2013: 194-195- 2012
- [j13]Koichi Shimizu, Daisuke Suzuki, Tomomi Kasuya: Glitch PUF: Extracting Information from Usually Unwanted Glitches. IEICE Transactions 95-A(1): 223-233 (2012)
- [c12]Takeshi Sugawara, Daisuke Suzuki, Toshihiro Katashita: Circuit Simulation for Fault Sensitivity Analysis and Its Application to Cryptographic LSI. FDTC 2012: 16-23
- [c11]
- [c10]Luca Montesi, Zeljko Zilic, Takahiro Hanyu, Daisuke Suzuki: Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs. ISVLSI 2012: 302-307
- 2011
- [j12]Daisuke Suzuki, Minoru Saeki, Koichi Shimizu, Tsutomu Matsumoto: How to Decide Selection Functions for Power Analysis: From the Viewpoint of Hardware Architecture of Block Ciphers. IEICE Transactions 94-A(1): 200-210 (2011)
- [j11]Daisuke Suzuki, Tsutomu Matsumoto: How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation. IEICE Transactions 94-A(1): 211-222 (2011)
- 2010
- [j10]Koichi Shimizu, Daisuke Suzuki, Toyohiro Tsurumaru: High-Speed Passphrase Search System for PGP. IEICE Transactions 93-A(1): 202-209 (2010)
- [j9]Ayako Nishimura, Minoru Sakairi, Daisuke Suzuki: Increasing the Strength of Odors Produced by an Odor-Emitting Technology Using Odor Capsules. IEICE Transactions 93-D(4): 903-908 (2010)
- [j8]Daisuke Suzuki, Minoru Saeki, Koichi Shimizu, Akashi Satoh, Tsutomu Matsumoto: A Design Methodology for a DPA-Resistant Circuit with RSL Techniques. IEICE Transactions 93-A(12): 2497-2508 (2010)
- [c9]Daisuke Suzuki, Koichi Shimizu: The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes. CHES 2010: 366-382
2000 – 2009
- 2009
- [j7]Minoru Sakairi, Ayako Nishimura, Daisuke Suzuki: Olfaction Presentation System Using Odor Scanner and Odor-Emitting Apparatus Coupled with Chemical Capsules of Alginic Acid Polymer. IEICE Transactions 92-A(2): 618-629 (2009)
- [c8]Minoru Saeki, Daisuke Suzuki, Koichi Shimizu, Akashi Satoh: A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques. CHES 2009: 189-204
- [c7]Mie Nakatani, Daisuke Suzuki, Nobuchika Sakata, Shogo Nishida: A Study of Auditory Warning Signals for the Design Guidelines of Man-Machine Interfaces. HCI (9) 2009: 826-834
- 2008
- [j6]Minoru Saeki, Daisuke Suzuki: Security Evaluations of MRSL and DRSL Considering Signal Delays. IEICE Transactions 91-A(1): 176-183 (2008)
- [j5]Daisuke Suzuki, Minoru Saeki: An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style. IEICE Transactions 91-A(1): 184-192 (2008)
- [c6]Koichi Shimizu, Daisuke Suzuki, Toyohiro Tsurumaru: High-Speed Search System for PGP Passphrases. CANS 2008: 332-348
- 2007
- [j4]Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: Random Switching Logic: A New Countermeasure against DPA and Second-Order DPA at the Logic Level. IEICE Transactions 90-A(1): 160-168 (2007)
- [j3]Minoru Saeki, Daisuke Suzuki, Tetsuya Ichikawa: Leakage Analysis of DPA Countermeasures at the Logic Level. IEICE Transactions 90-A(1): 169-178 (2007)
- [j2]Mutsumi Kimura, Shigeki Sawamura, Masakazu Kato, Yuji Hara, Daisuke Suzuki, Hiroyuki Hara, Satoshi Inoue: Pulse-Width Modulation with Current Uniformization for TFT-OLEDs. IEICE Transactions 90-C(11): 2076-2082 (2007)
- [c5]Daisuke Suzuki: How to Maximize the Potential of FPGA Resources for Modular Exponentiation. CHES 2007: 272-288
- 2006
- [c4]
- [c3]Daisuke Suzuki, Minoru Saeki: Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style. CHES 2006: 255-269
- 2005
- [c2]Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: DPA Leakage Models for CMOS Logic Circuits. CHES 2005: 366-382
- 2004
- [i1]Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: Random Switching Logic: A Countermeasure against DPA based on Transition Probability. IACR Cryptology ePrint Archive 2004: 346 (2004)
- 2002
- [j1]Akihiko Kandori, Tsuyoshi Miyashita, Daisuke Suzuki, Koichi Yokosawa, Keiji Tsukada: Two-dimensional mapping of impedance magnetocardiograms. IEEE Trans. Biomed. Engineering 49(7): 721-728 (2002)
- 2000
- [c1]Daisuke Suzuki, Tsuyoshi Miyazaki, Koji Yamada, Tsuyoshi Nakamura, Hidenori Itoh: A Supporting System for Colored Knitting Design. IEA/AIE 2000: 420-425
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-09 21:26 CEST by the dblp team