| 2005 | ||
|---|---|---|
| j1 | Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy, Dennis Goeckel, Wayne P. Burleson: A reconfigurable, power-efficient adaptive Viterbi decoder. IEEE Trans. VLSI Syst. 13(4): 484-488 (2005) | |
| 2002 | ||
| c3 | Sriram Swaminathan, Russell Tessier, Dennis Goeckel, Wayne Burleson: A dynamically reconfigurable adaptive viterbi decoder. FPGA 2002: 227-236 | |
| 2000 | ||
| c2 | Jian Liang, Sriram Swaminathan, Russell Tessier: aSOC: A Scalable, Single-Chip Communications Architecture. IEEE PACT 2000: 37-46 | |
| c1 | Srini Krishnamoorthy, Sriram Swaminathan, Russell Tessier: Area-Optimized Technology Mapping for Hybrid FPGAs. FPL 2000: 181-190 | |
| 1 | Wayne P. Burleson (Wayne Burleson) | |
| 2 | Dennis Goeckel | |
| 3 | Srini Krishnamoorthy | |
| 4 | Jian Liang | |
| 5 | Ramaswamy Ramaswamy | |
| 6 | Russell Tessier |
Data released under the ODC-BY 1.0 license — See also our legal information page