Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Shigetaka Takagi
2010 – today
- 2013
[j16]Retdian A. Nicodimus, Shigetaka Takagi: Implementation of Low-Noise Switched-Capacitor Low-Pass Filter with Small Capacitance Spread. IEICE Transactions 96-A(2): 477-485 (2013)- 2012
- [j15]Retdian A. Nicodimus, Shigetaka Takagi: Implementation of Low-Noise Switched-Capacitor Integrators with Small Capacitors. IEICE Transactions 95-A(2): 447-455 (2012)
- 2011
- [j14]Retdian A. Nicodimus, Shigetaka Takagi: Capacitance Reduction Technique for Switched-Capacitor Circuits Based on Charge Distribution and Partial Charge Transfer. IEICE Transactions 94-A(2): 625-632 (2011)
- [c12]Hiroki Sato, Zhishan Xu, Retdian A. Nicodimus, Shigetaka Takagi: Low-power leapfrog bandpass filter with transmission zeros using integrators and resistor-based addition circuits. ECCTD 2011: 377-380
- 2010
- [j13]Retdian A. Nicodimus, Shigetaka Takagi: Design of Wideband Linear Voltage-to-Current Converters. IEICE Transactions 93-A(2): 382-389 (2010)
2000 – 2009
- 2009
- [c11]Kazuyuki Wada, Yukiya Kiyokawa, Retdian A. Nicodimus, Shigetaka Takagi, Takahide Sato, Nobuo Fujii: Multi-path Filters Robust to Substrate Noise and Nonlinearity. ISCAS 2009: 2950-2953
- 2008
- [j12]Retdian A. Nicodimus, Shigetaka Takagi, Nobuo Fujii: Reduction of Bootstrapped Switch Area Consumption Using Pre-Charge Phase. IEICE Transactions 91-A(2): 476-482 (2008)
- [j11]Shigetaka Takagi, Retdian A. Nicodimus, Kazuyuki Wada, Takahide Sato, Nobuo Fujii: Multi-Path Analog Circuits Robust to Digital Substrate Noise. IEICE Transactions 91-A(2): 535-541 (2008)
- [j10]Takahide Sato, Isamu Matsumoto, Shigetaka Takagi, Nobuo Fujii: Design of Low Power Track and Hold Circuit Based on Two Stage Structure. IEICE Transactions 91-C(6): 894-902 (2008)
- 2007
- [j9]Shigetaka Takagi: Special Section on Analog Circuit Techniques and Related Topics. IEICE Transactions 90-A(2): 309 (2007)
- [j8]Daisuke Kobayashi, Shigetaka Takagi, Nobuo Fujii: Jitter Tolerant Continuous-Time Sigma-Delta A-D Converter Employing In-Loop Low-Pass Filter. IEICE Transactions 90-A(2): 351-357 (2007)
- [c10]Retdian A. Nicodimus, Shigetaka Takagi, Nobuo Fujii: Improvement of Bootstrapped Switch using Track and Precharge Phase. ISCAS 2007: 3335-3338
- [c9]Takahide Sato, Shigetaka Takagi, Nobuo Fujii: Low-power design technique for flash A/D converters based on reduction of the number of comparators. ISCAS 2007: 3606-3609
- 2005
- [j7]Nobukazu Takai, Shigetaka Takagi, Nobuo Fujii: Rail-to-Rail OTA Based on Signal Decomposition. IEICE Transactions 88-A(2): 424-430 (2005)
- [j6]Takahide Sato, Shigetaka Takagi, Nobuo Fujii: Equivalent Saturated MOSFET Circuit with Wide Input Range. IEICE Transactions 88-A(2): 431-437 (2005)
- [j5]Retdian A. Nicodimus, Shigetaka Takagi, Kazuyuki Wada: Active Shield Circuit for Digital Noise Suppression in Mixed-Signal Integrated Circuits. IEICE Transactions 88-A(2): 438-443 (2005)
- [j4]Retdian A. Nicodimus, Hiroto Suzuki, Kazuyuki Wada, Shigetaka Takagi: Design Optimization of Active Shield Circuits for Digital Noise Suppression Based on Average Noise Evaluation. IEICE Transactions 88-A(2): 444-450 (2005)
- [j3]Shigetaka Takagi: Special Section on Analog Circuit and Device Technologies. IEICE Transactions 88-C(6): 1097 (2005)
- [j2]Takahide Sato, Shigetaka Takagi, Nobuo Fujii: High Speed Transconductance-C-Opamp Integrator Using Current-Feedback Amplifier. IEICE Transactions 88-C(6): 1166-1171 (2005)
- [j1]Retdian A. Nicodimus, Shigetaka Takagi: Design of Active Shield Circuit with Automatic Tuning Scheme. IEICE Transactions 88-C(6): 1196-1202 (2005)
- [c8]Takahide Sato, Shigetaka Takagi, Nobuo Fujii, Yasuyuki Hashimoto, Kohji Sakata, Hiroyuki Okada: Feedforward-type parasitic capacitance canceler and its application to 4 Gb/s T/H circuit. ISCAS (6) 2005: 5561-5564
- 2002
- [c7]N. R. Agung, Shigetaka Takagi, Nobuo Fujii: Improving the immunity to substrate noise using active noise cancellation circuit in mixed-signal integrated circuits. APCCAS (1) 2002: 135-140
- [c6]Takahide Sato, Shigetaka Takagi, Nobuo Fujii: Rail-to-rail OTA using a pair of single channel type MOSFETs. ISCAS (1) 2002: 329-332
- 2001
- [c5]Shigetaka Takagi, N. R. Agung, Kazuyuki Wada, Nobuo Fujii: Active guard band circuit for substrate noise suppression. ISCAS (1) 2001: 548-551
1990 – 1999
- 1995
- [c4]Kazuyuki Wada, Shigetaka Takagi, Zdzislaw Czarnul, Nobuo Fujii: Design automation for integrated continuous-time filters using integrators. ASP-DAC 1995
- 1994
- [c3]Zdzislaw Czarnul, Shigetaka Takagi, Nobuo Fujii, Tetsuya Iida, Takeshi Yanagisawa: Principles of nonlinearity Cancellation in Linear MOS Systems using MRC Circuits. ISCAS 1994: 217-220
- [c2]R. Brannen, Shigetaka Takagi, Mohammed Ismail, Nobuo Fujii: New Single-Capacitor MOSFET-C Integrators: Analysis, Design & Applications. ISCAS 1994: 751-754
- 1993
- [c1]Mohammed Ismail, R. Brannen, Shigetaka Takagi, R. Khan, O. Aaserud, Nobuo Fujii, N. Khachab: A Configurable CMOS Multiplier/Divider for Analog VLSI. ISCAS 1993: 1085-1088
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-03-04 22:36 CET by the dblp team