| 2011 | ||
|---|---|---|
| c13 | João Carlos Néto, Alexandre F. Tenca, Wilson Vicente Ruggiero: A parallel k-partition method to perform Montgomery Multiplication. ASAP 2011: 251-254 | |
| e1 | Joseph R. Cavallaro, Milos D. Ercegovac, Frank Hannig, Paolo Ienne, Earl E. Swartzlander Jr., Alexandre F. Tenca (Eds.): 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2011, Santa Monica, CA, USA, Sept. 11-14, 2011. IEEE 2011, isbn 978-1-4577-1291-3 | |
| 2009 | ||
| c12 | Alexandre F. Tenca: Multi-operand Floating-Point Addition. IEEE Symposium on Computer Arithmetic 2009: 161-168 | |
| 2006 | ||
| j5 | Alexandre F. Tenca, Song Park, Lo'ai Ali Tawalbeh: Carry-Save Representation Is Shift-Unsafe: The Problem and Its Solution. IEEE Trans. Computers 55(5): 630-635 (2006) | |
| 2004 | ||
| j4 | Adnan Abdul-Aziz Gutub, Alexandre F. Tenca: Efficient scalable VLSI architecture for Montgomery inversion in GF( p). Integration 37(2): 103-120 (2004) | |
| j3 | R. Galli, Alexandre F. Tenca: A design methodology for networks of online modules and its application to the Levinson-Durbin algorithm. IEEE Trans. VLSI Syst. 12(1): 52-66 (2004) | |
| c11 | Alexandre F. Tenca, Ajay C. Shantilal, Mohammed H. Sinky: Improved-Throughput Networks of Basic On-Line Arithmetic Modules for DSP Applications. ASAP 2004: 73-83 | |
| c10 | Lo'ai Ali Tawalbeh, Alexandre F. Tenca: An Algorithm and Hardware Architecture for Integrated Modular Division and Multiplication in GF(p) and GF(2n). ASAP 2004: 247-257 | |
| 2003 | ||
| j2 | Alexandre F. Tenca, Çetin Kaya Koç: A Scalable Architecture for Modular Multiplication Based on Montgomery's Algorithm. IEEE Trans. Computers 52(9): 1215-1221 (2003) | |
| 2002 | ||
| c9 | Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, Erkay Savas, Çetin Kaya Koç: Scalable and Unified Hardware to Compute Montgomery Inverse in GF(p) and GF(2). CHES 2002: 484-499 | |
| c8 | Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, Çetin Kaya Koç: Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation. ISVLSI 2002: 53-58 | |
| 2001 | ||
| c7 | Alexandre F. Tenca, Syed Ubaid Hussaini: A Design of Radix-2 On-line Division Using LSA Organization. IEEE Symposium on Computer Arithmetic 2001: 266- | |
| c6 | Alexandre F. Tenca, Georgi Todorov, Çetin Kaya Koç: High-Radix Design of a Scalable Modular Multiplier. CHES 2001: 185-201 | |
| 2000 | ||
| c5 | Erkay Savas, Alexandre F. Tenca, Çetin Kaya Koç: A Scalable and Unified Multiplier Architecture for Finite Fields GF(p) and GF(2m). CHES 2000: 277-292 | |
| 1999 | ||
| c4 | Alexandre F. Tenca, Milos D. Ercegovac: On the Design of High-Radix On-Line Division for Long Precision. IEEE Symposium on Computer Arithmetic 1999: 44-51 | |
| c3 | Alexandre F. Tenca, Çetin Kaya Koç: A Scalable Architecture for Montgomery Multiplication. CHES 1999: 94-108 | |
| 1998 | ||
| j1 | Mircea R. Stan, Alexandre F. Tenca, Milos D. Ercegovac: Long and Fast Up/Down Counters. IEEE Trans. Computers 47(7): 722-735 (1998) | |
| c2 | Alexandre F. Tenca, Milos D. Ercegovac: A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures. FCCM 1998: 216-225 | |
| 1997 | ||
| c1 | Alexandre F. Tenca, Milos D. Ercegovac: Synchronous Up/Down Binary Counter for LUT FPGAs with Counting Frequency Independent of Counter Size. FPGA 1997: 159-165 | |
Colors in the list of coauthors
Last update Sat May 25 04:59:22 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page