Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Rajesh Amratlal Thakker
2010 – today
- 2011
[j5]Rajesh Amratlal Thakker, Mayank Srivastava, Ketankumar H. Tailor, Maryam Shojaei Baghini, Dinesh Kumar Sharma, V. Ramgopal Rao, Mahesh B. Patil: A novel architecture for improving slew rate in FinFET-based op-amps and OTAs. Microelectronics Journal 42(5): 758-765 (2011)- 2010
- [j4]Rajesh Amratlal Thakker, Chaitanya Sathe, Maryam Shojaei Baghini, Mahesh B. Patil: A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance. IEEE Trans. on CAD of Integrated Circuits and Systems 29(4): 627-631 (2010)
- [c3]Angada B. Sachid, Rajesh Amratlal Thakker, Chaitanya Sathe, Maryam Shojaei Baghini, Dinesh Kumar Sharma, V. Ramgopal Rao, Mahesh B. Patil: Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design framework. ISQED 2010: 713-720
2000 – 2009
- 2009
- [j3]Rajesh Amratlal Thakker, Mahesh B. Patil, K. G. Anil: Parameter extraction for PSP MOSFET model using hierarchical particle swarm optimization. Eng. Appl. of AI 22(2): 317-328 (2009)
- [j2]Rajesh Amratlal Thakker, Maryam Shojaei Baghini, Mahesh B. Patil: Automatic Design of Low-Power Low-Voltage Analog Circuits Using Particle Swarm Optimization with Re-Initialization. J. Low Power Electronics 5(3): 291-302 (2009)
- [j1]Rajesh Amratlal Thakker, Chaitanya Sathe, Angada B. Sachid, Maryam Shojaei Baghini, V. Ramgopal Rao, Mahesh B. Patil: A Novel Table-Based Approach for Design of FinFET Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 28(7): 1061-1070 (2009)
- [c2]Rajesh Amratlal Thakker, Chaitanya Sathe, Angada B. Sachid, Maryam Shojaei Baghini, V. Ramgopal Rao, Mahesh B. Patil: Automated design and optimization of circuits in emerging technologies. ASP-DAC 2009: 504-509
- [c1]Rajesh Amratlal Thakker, Maryam Shojaei Baghini, Mahesh B. Patil: Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm Optimization. VLSI Design 2009: 427-432
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:19 CET by the dblp team