| 2013 | ||
|---|---|---|
| j8 | David B. Thomas, Wayne Luk: The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures. IEEE Trans. VLSI Syst. 21(4): 761-770 (2013) | |
| c39 | Shane T. Fleming, David B. Thomas: Hardware Acceleration of Matrix Multiplication over Small Prime Finite Fields. ARC 2013: 103-114 | |
| 2012 | ||
| j7 | Anson H. T. Tse, David B. Thomas, Wayne Luk: Design Exploration of Quadrature Methods in Option Pricing. IEEE Trans. VLSI Syst. 20(5): 818-826 (2012) | |
| c38 | Qiwei Jin, Diwei Dong, Anson H. T. Tse, Gary Chun Tak Chow, David B. Thomas, Wayne Luk, Stephen Weston: Multi-level Customisation Framework for Curve Based Monte Carlo Financial Simulations. ARC 2012: 187-201 | |
| c37 | Anson H. T. Tse, Gary C. T. Chow, Qiwei Jin, David B. Thomas, Wayne Luk: Optimising Performance of Quadrature Methods with Reduced Precision. ARC 2012: 251-263 | |
| c36 | Brahim Betkaoui, Yu Wang, David B. Thomas, Wayne Luk: A Reconfigurable Computing Approach for Efficient and Scalable Parallel Graph Exploration. ASAP 2012: 8-15 | |
| c35 | Gary Chun Tak Chow, Anson Hong Tak Tse, Qiwei Jin, Wayne Luk, Philip Heng Wai Leong, David B. Thomas: A mixed precision Monte Carlo methodology for reconfigurable accelerator systems. FPGA 2012: 57-66 | |
| c34 | Brahim Betkaoui, Yu Wang, David B. Thomas, Wayne Luk: Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study. FPL 2012: 99-104 | |
| c33 | Qiwei Jin, Tobias Becker, Wayne Luk, David B. Thomas: Optimising explicit finite difference option pricing for dynamic constant reconfiguration. FPL 2012: 165-172 | |
| 2011 | ||
| c32 | ||
| c31 | ||
| c30 | Brahim Betkaoui, David B. Thomas, Wayne Luk, Natasa Przulj: A framework for FPGA acceleration of large graph problems: Graphlet counting case study. FPT 2011: 1-8 | |
| 2010 | ||
| j6 | Anson H. T. Tse, David B. Thomas, Kuen Hung Tsoi, Wayne Luk: Efficient reconfigurable design for pricing asian options. SIGARCH Computer Architecture News 38(4): 14-20 (2010) | |
| c29 | ||
| c28 | ||
| c27 | Anson H. T. Tse, David B. Thomas, Kuen Hung Tsoi, Wayne Luk: Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options. FPL 2010: 364-367 | |
| c26 | Brahim Betkaoui, David B. Thomas, Wayne Luk: Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing. FPT 2010: 94-101 | |
| c25 | Anson H. T. Tse, David B. Thomas, Kuen Hung Tsoi, Wayne Luk: Dynamic scheduling Monte-Carlo framework for multi-accelerator heterogeneous clusters. FPT 2010: 233-240 | |
| 2009 | ||
| j5 | Qiwei Jin, David B. Thomas, Wayne Luk, Benjamin Cope: Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models. TRETS 2(4) (2009) | |
| c24 | Anson H. T. Tse, David B. Thomas, Wayne Luk: Accelerating Quadrature Methods for Option Valuation. FCCM 2009: 29-36 | |
| c23 | ||
| c22 | David B. Thomas, Lee W. Howes, Wayne Luk: A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation. FPGA 2009: 63-72 | |
| c21 | ||
| c20 | Gareth W. Morris, David B. Thomas, Wayne Luk: FPGA Accelerated Low-Latency Market Data Feed Processing. Hot Interconnects 2009: 83-89 | |
| 2008 | ||
| j4 | ||
| c19 | Pedro Echeverría, David B. Thomas, Marisa López-Vallejo, Wayne Luk: An FPGA run-time parameterisable Log-Normal Random Number Generator. ARC 2008: 219-230 | |
| c18 | Qiwei Jin, David B. Thomas, Wayne Luk, Benjamin Cope: Exploring Reconfigurable Architectures for Binomial-Tree Pricing Models. ARC 2008: 243-253 | |
| c17 | ||
| c16 | ||
| c15 | ||
| c14 | ||
| c13 | ||
| 2007 | ||
| j3 | David B. Thomas, Wayne Luk, Philip Heng Wai Leong, John D. Villasenor: Gaussian random number generators. ACM Comput. Surv. 39(4) (2007) | |
| j2 | David B. Thomas, Wayne Luk: Non-uniform random number generation through piecewise linear approximations. IET Computers & Digital Techniques 1(4): 312-321 (2007) | |
| j1 | David B. Thomas, Wayne Luk: High Quality Uniform Random Number Generation Using LUT Optimised State-transition Matrices. VLSI Signal Processing 47(1): 77-92 (2007) | |
| c12 | David B. Thomas, Wayne Luk, Michael Stumpf: Reconfigurable Hardware Acceleration of Canonical Graph Labelling. ARC 2007: 302-313 | |
| c11 | David B. Thomas, Jacob A. Bower, Wayne Luk: Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations. ASAP 2007: 168-173 | |
| c10 | ||
| c9 | ||
| 2006 | ||
| c8 | ||
| c7 | ||
| c6 | David B. Thomas, Jacob A. Bower, Wayne Luk: Hardware architectures for Monte-Carlo based financial simulations. FPT 2006: 377-380 | |
| c5 | Jacob A. Bower, David B. Thomas, Wayne Luk, Oskar Mencer: A Reconfigurable Simulation Framework for Financial Computation. ReConFig 2006: 30-38 | |
| 2005 | ||
| c4 | ||
| c3 | David B. Thomas, Wayne Luk: High quality uniform random number generation for massively parallel simulations in FPGA. ReConFig 2005 | |
| 2004 | ||
| c2 | ||
| c1 | Henry Styles, David B. Thomas, Wayne Luk: Pipelining designs with loop-carried dependencies. FPT 2004: 255-262 | |
| 1 | Tobias Becker | |
| 2 | Brahim Betkaoui | |
| 3 | Jacob A. Bower | |
| 4 | Gary C. T. Chow | |
| 5 | Gary Chun Tak Chow | |
| 6 | Benjamin Cope (Ben Cope) | |
| 7 | Diwei Dong | |
| 8 | Pedro Echeverría (Pedro Echeverría Aramendi) | |
| 9 | Shane T. Fleming | |
| 10 | Lee W. Howes | |
| 11 | Qiwei Jin | |
| 12 | Philip Heng Wai Leong | |
| 13 | Wayne Luk | |
| 14 | Marisa López-Vallejo (Marisa Luisa López-Vallejo) | |
| 15 | Oskar Mencer | |
| 16 | Gareth W. Morris | |
| 17 | Natasa Przulj | |
| 18 | Michael Stumpf | |
| 19 | Henry Styles | |
| 20 | Anson H. T. Tse (Anson Hong Tak Tse) | |
| 21 | Kuen Hung Tsoi | |
| 22 | John D. Villasenor | |
| 23 | Yu Wang | |
| 24 | Stephen Weston |
Data released under the ODC-BY 1.0 license — See also our legal information page