Renji Thomas

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

	2012
j1		Timothy N. Miller, Renji Thomas, Radu Teodorescu: Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units. Computer Architecture Letters 11(2): 45-48 (2012)
c4		Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu: Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips. HPCA 2012: 27-38
c3		Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu: VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors. ISCA 2012: 249-260
	2011
c2		Naser Sedaghati, Renji Thomas, Louis-Noël Pouchet, Radu Teodorescu, P. Sadayappan: StVEC: A Vector Instruction Extension for High Performance Stencil Computation. PACT 2011: 276-287
	2010
c1		Timothy N. Miller, Renji Thomas, James Dinan, Bruce M. Adcock, Radu Teodorescu: Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches. MICRO 2010: 351-362

Coauthor Index

1	Bruce M. Adcock	[c1]
2	James Dinan	[c1]
3	Timothy N. Miller	[j1] [c4] [c3] [c1]
4	Xiang Pan	[c4] [c3]
5	Louis-Noël Pouchet	[c2]
6	P. Sadayappan (Ponnuswamy Sadayappan)	[c2]
7	Naser Sedaghati	[c4] [c2]
8	Radu Teodorescu	[j1] [c4] [c3] [c2] [c1]

Last update Tue May 21 16:45:21 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page