| 2011 | ||
|---|---|---|
| j1 | Subramanian S. Iyer, G. Freeman, C. Brodsky, A. I. Chou, D. Corliss, S. H. Jain, Naftali E. Lustig, V. McGahay, Shreesh Narasimha, James P. Norum, K. A. Nummy, Paul C. Parries, S. Sankaran, C. D. Sheraw, P. R. Varanasi, G. Wang, M. E. Weybright, X. Yu, E. Crabbe, Paul D. Agnello: 45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for high-performance server and ASIC applications. IBM Journal of Research and Development 55(3): 5 (2011) | |
Data released under the ODC-BY 1.0 license — See also our legal information page