| 2013 | ||
|---|---|---|
| j5 | Chifeng Wang, Wen-Hsiang Hu, Nader Bagherzadeh: Scalable load balancing congestion-aware Network-on-Chip router architecture. J. Comput. Syst. Sci. 79(4): 421-439 (2013) | |
| 2012 | ||
| j4 | Abdulaziz Alhussien, Chifeng Wang, Nader Bagherzadeh: Design and evaluation of a high throughput robust router for network-on-chip. IET Computers & Digital Techniques 6(3): 173-179 (2012) | |
| j3 | Chifeng Wang, Nader Bagherzadeh: High-throughput differentiated service provision router architecture for wireless network-on-chip. IJHPSA 4(1): 38-56 (2012) | |
| j2 | Chifeng Wang, Wen-Hsiang Hu, Nader Bagherzadeh: A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms. Microprocessors and Microsystems - Embedded Hardware Design 36(7): 555-570 (2012) | |
| c4 | Chifeng Wang, Nader Bagherzadeh: Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip. PDP 2012: 457-464 | |
| c3 | Wen-Hsiang Hu, Chifeng Wang, Nader Bagherzadeh: Design and Analysis of a Mesh-based Wireless Network-on-Chip. PDP 2012: 483-490 | |
| 2011 | ||
| j1 | Chifeng Wang, Wen-Hsiang Hu, Seung Eun Lee, Nader Bagherzadeh: Area and power-efficient innovative congestion-aware Network-on-Chip architecture. Journal of Systems Architecture - Embedded Systems Design 57(1): 24-38 (2011) | |
| c2 | Chifeng Wang, Wen-Hsiang Hu, Nader Bagherzadeh: A Wireless Network-on-Chip Design for Multicore Platforms. PDP 2011: 409-416 | |
| 2010 | ||
| c1 | Chifeng Wang, Wen-Hsiang Hu, Seung Eun Lee, Nader Bagherzadeh: Area and Power-efficient Innovative Network-on-Chip Architecurte. PDP 2010: 533-539 | |
| 1 | Abdulaziz Alhussien | |
| 2 | Nader Bagherzadeh | |
| 3 | Wen-Hsiang Hu | |
| 4 | Seung Eun Lee |
Data released under the ODC-BY 1.0 license — See also our legal information page