| 2011 | ||
|---|---|---|
| j2 | Xue Liu, Feng Yu, Ze-ke Wang: A pipelined architecture for normal I/O order FFT. Journal of Zhejiang University - Science C 12(1): 76-82 (2011) | |
| j1 | Zhen-guo Ma, Feng Yu, Rui-feng Ge, Ze-ke Wang: An efficient radix-2 fast Fourier transform processor with ganged butterfly engines on field programmable gate arrays. Journal of Zhejiang University - Science C 12(4): 323-329 (2011) | |
| 1 | Rui-feng Ge | |
| 2 | Xue Liu | |
| 3 | Zhen-guo Ma | |
| 4 | Feng Yu |
Data released under the ODC-BY 1.0 license — See also our legal information page