Hsiang-Huang Wu Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2012
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Chung-Ching Shen, Shenpei Wu, Nimish Sane, Hsiang-Huang Wu, William Plishker, Shuvra S. Bhattacharyya: Design and Synthesis for Multimedia Systems Using the Targeted Dataflow Interchange Format. IEEE Transactions on Multimedia 14(3-1): 630-640 (2012)
2011
c5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Shuvra S. Bhattacharyya, William Plishker, Nimish Sane, Chung-Ching Shen, Hsiang-Huang Wu: Modeling and optimization of dynamic signal processing in resource-aware sensor networks. AVSS 2011: 449-454
c4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Chung-Ching Shen, Hsiang-Huang Wu, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: A design tool for efficient mapping of multimedia applications onto heterogeneous platforms. ICME 2011: 1-6
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Hsiang-Huang Wu, Chung-Ching Shen, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs. IPDPS Workshops 2011: 70-81
2010
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Hsiang-Huang Wu, Hojin Kee, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs. International Symposium on Rapid System Prototyping 2010: 1-7
2009
c1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Hsiang-Huang Wu, Jih-Nung Lee, Ming-Cheng Chiang, Po-Wei Liu, Chi-Feng Wu: A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design. ITC 2009: 1-10

Coauthor Index

1Shuvra S. Bhattacharyya
[j1] [c5] [c4] [c3] [c2]
2Ming-Cheng Chiang
[c1]
3Hojin Kee
[c2]
4Jih-Nung Lee
[c1]
5Po-Wei Liu
[c1]
6William Plishker
[j1] [c5] [c4] [c3] [c2]
7Nimish Sane
[j1] [c5] [c4] [c3] [c2]
8Chung-Ching Shen
[j1] [c5] [c4] [c3]
9Chi-Feng Wu
[c1]
10Shenpei Wu
[j1]

Colors in the list of coauthors

Last update Thu May 23 17:45:16 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page