Chun Xue
List of publications from the DBLP Bibliography Server - FAQ
- CSB - MetaPress - Google - Bing - Yahoo
 | 2013 | |
|---|---|---|
| j37 |      | Tiantian Liu, Chun Jason Xue, Minming Li: Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures. ACM Trans. Embedded Comput. Syst. 12(3): 76 (2013) |
| j36 | | Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, Edwin Hsing-Mean Sha: Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Trans. Embedded Comput. Syst. 12(3): 77 (2013) |
| j35 | | Liang Shi, Jianhua Li, Chun Jason Xue, Xuehai Zhou: Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems. IEEE Trans. VLSI Syst. 21(4): 706-719 (2013) |
| j34 | | Jingtong Hu, Chun Jason Xue, Meikang Qiu, Wei-Che Tseng, Edwin Hsing-Mean Sha: Algorithms to Minimize Data Transfer for Code Update on Wireless Sensor Network. Signal Processing Systems 71(2): 143-157 (2013) |
| c79 | | Yazhi Huang, Mengying Zhao, Chun Jason Xue: WUCC: Joint WCET and Update Conscious Compilation for cyber-physical systems. ASP-DAC 2013: 65-70 |
| c78 | | Qing'an Li, Jianhua Li, Liang Shi, Chun Jason Xue, Yiran Chen, Yanxiang He: Compiler-assisted refresh minimization for volatile STT-RAM cache. ASP-DAC 2013: 273-278 |
| c77 | | Mengying Zhao, Alex Orailoglu, Chun Jason Xue: Profit maximization through process variation aware high level synthesis with speed binning. DATE 2013: 176-181 |
| c76 | | Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, Edwin Hsing-Mean Sha: Software enabled wear-leveling for hybrid PCM main memory on embedded systems. DATE 2013: 599-602 |
| c75 | | Dip Goswami, Alejandro Masrur, Reinhard Schneider, Chun Jason Xue, Samarjit Chakraborty: Multirate controller design for resource- and schedule-constrained automotive ECUs. DATE 2013: 1123-1126 |
| c74 | | Jianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yiran Chen, Yinlong Xu: Cache coherence enabled adaptive refresh for volatile STT-RAM. DATE 2013: 1247-1250 |
| 2012 | ||
| j33 | | Chun Jason Xue, Nikil Dutt: Guest Editorial Special Section on Memory Architectures and Organization. Embedded Systems Letters 4(4): 81 (2012) |
| j32 |  | Meilin Liu, Qingfeng Zhuge, Chun Xue, Edwin Hsing-Mean Sha: General Loop Fusion Technique with Improved Timing Performance and Minimal Code Size. I. J. Comput. Appl. 19(1): 61-76 (2012) |
| j31 | | Minming Li, Tiantian Liu, Chun Jason Xue, Yingchao Zhao: Analysis and approximation for bank selection instruction minimization on partitioned memory architecture. J. Comb. Optim. 23(2): 274-291 (2012) |
| j30 | | Yazhi Huang, Tiantian Liu, Chun Jason Xue: Register allocation for write activity minimization on non-volatile main memory for embedded systems. Journal of Systems Architecture - Embedded Systems Design 58(1): 13-23 (2012) |
| j29 | | Jingtong Hu, Chun Jason Xue, Wei-Che Tseng, Qingfeng Zhuge, Yingchao Zhao, Edwin Hsing-Mean Sha: Memory access schedule minimization for embedded systems. Journal of Systems Architecture - Embedded Systems Design 58(1): 48-59 (2012) |
| j28 | | Wanyong Tian, Chun Jason Xue, Minming Li, Enhong Chen: Loop fusion and reordering for register file optimization on stream processors. Journal of Systems and Software 85(7): 1673-1681 (2012) |
| j27 | | Tiantian Liu, Minming Li, Chun Jason Xue: Instruction cache locking for multi-task real-time embedded systems. Real-Time Systems 48(2): 166-197 (2012) |
| j26 | | Weiwei Wu, Minming Li, Wanyong Tian, Chun Jason Xue, Enhong Chen: Single and multiple device DSA problems, complexities and online algorithms. Theor. Comput. Sci. 420: 89-98 (2012) |
| j25 | | Liang Shi, Jianhua Li, Chun Jason Xue, Xuehai Zhou: Hybrid nonvolatile disk cache for energy-efficient and high-performance systems. ACM Trans. Design Autom. Electr. Syst. 18(1): 8 (2012) |
| j24 | | Qingfeng Zhuge, Yibo Guo, Jingtong Hu, Wei-Che Tseng, Chun Jason Xue, Edwin Hsing-Mean Sha: Minimizing Access Cost for Multiple Types of Memory Units in Embedded Systems Through Data Allocation and Scheduling. IEEE Transactions on Signal Processing 60(6): 3253-3263 (2012) |
| j23 | | Tiantian Liu, Minming Li, Chun Jason Xue: Instruction Cache Locking for Embedded Systems using Probability Profile. Signal Processing Systems 69(2): 173-188 (2012) |
| c73 | | Qing'an Li, Yingchao Zhao, Jingtong Hu, Chun Jason Xue, Edwin Hsing-Mean Sha, Yanxiang He: MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory. Interaction between Compilers and Computer Architectures 2012: 17-24 |
| c72 | | Wei-Che Tseng, Chun Jason Xue, Qingfeng Zhuge, Jingtong Hu, Edwin Hsing-Mean Sha: PRR: A low-overhead cache replacement algorithm for embedded processors. ASP-DAC 2012: 35-40 |
| c71 | | Xiang Chen, Jian Zheng, Yiran Chen, Mengying Zhao, Chun Jason Xue: Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices. DAC 2012: 1000-1005 |
| c70 | | Jianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yinlong Xu: TEACA: Thread ProgrEss Aware Coherence Adaption for hybrid coherence protocols. ESTImedia 2012: 19-26 |
| c69 | | Xiang Chen, Beiye Liu, Yiran Chen, Mengying Zhao, Chun Jason Xue, Xiaojun Guo: Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays. ICCAD 2012: 516-522 |
| c68 | | Yiran Chen, Xiang Chen, Mengying Zhao, Chun Jason Xue: Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan. ICCAD 2012: 687-690 |
| c67 | | Hao Zhang, Niantong Zhang, Zhe He, Chun Jason Xue: Poster Abstract: Smart Phone Lift for Improving Energy Efficiency and User Comfort in Green Buildings. ICCPS 2012: 238 |
| c66 | | Ye Zhang, Chun Jason Xue, Duncan S. Wong, Nikos Mamoulis, Siu Ming Yiu: Acceleration of Composite Order Bilinear Pairing on Graphics Hardware. ICICS 2012: 341-348 |
| c65 | | Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, Edwin Hsing-Mean Sha: Optimizing Data Allocation and Memory Configuration for Non-Volatile Memory Based Hybrid SPM on Embedded CMPs. IPDPS Workshops 2012: 982-989 |
| c64 | | Qing'an Li, Jianhua Li, Liang Shi, Chun Jason Xue, Yanxiang He: MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems. ISLPED 2012: 351-356 |
| c63 | | Qing'an Li, Liang Shi, Jianhua Li, Chun Jason Xue, Yanxiang He: Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache. ISVLSI 2012: 410-415 |
| c62 | | Yazhi Huang, Mengying Zhao, Chun Jason Xue: WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture. LCTES 2012: 31-40 |
| c61 | | Qing'an Li, Mengying Zhao, Chun Jason Xue, Yanxiang He: Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache. LCTES 2012: 109-118 |
| 2011 | ||
| j22 | | Zhaohui Yuan, Yuping Zhang, Chun Jason Xue: Sleep-aware mode assignment in wireless embedded systems. J. Parallel Distrib. Comput. 71(7): 1002-1010 (2011) |
| j21 | | Yuping Zhang, Chun Jason Xue, Chengmo Yang, Alex Orailoglu: Migration-aware adaptive MPSoC static schedules with dynamic reconfigurability. J. Parallel Distrib. Comput. 71(10): 1400-1410 (2011) |
| j20 | | Tiantian Liu, Yingchao Zhao, Minming Li, Chun Jason Xue: Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC. J. Parallel Distrib. Comput. 71(11): 1473-1483 (2011) |
| j19 | | Jingtong Hu, Wei-Che Tseng, Chun Jason Xue, Qingfeng Zhuge, Yingchao Zhao, Edwin Hsing-Mean Sha: Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation. IEEE Trans. on CAD of Integrated Circuits and Systems 30(4): 584-592 (2011) |
| j18 | | Cathy Qun Xu, Chun Jason Xue, Edwin Hsing-Mean Sha: Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design. IEEE Trans. VLSI Syst. 19(10): 1813-1822 (2011) |
| c60 | | Yazhi Huang, Tiantian Liu, Chun Jason Xue: Register allocation for write activity minimization on non-volatile main memory. ASP-DAC 2011: 129-134 |
| c59 | | Meilin Liu, Andrew McClain, Chun Xue: Optimizing Memory Cost with Loop Transformations. CATA 2011: 27-33 |
| c58 | | Chun Jason Xue, Youtao Zhang, Yiran Chen, Guangyu Sun, J. Jianhua Yang, Hai Li: Emerging non-volatile memories: opportunities and challenges. CODES+ISSS 2011: 325-334 |
| c57 | | Tiantian Liu, Yingchao Zhao, Chun Jason Xue, Minming Li: Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory. DAC 2011: 405-410 |
| c56 | | Tiantian Liu, Alex Orailoglu, Chun Jason Xue, Minming Li: Register allocation for simultaneous reduction of energy and peak temperature on registers. DATE 2011: 20-25 |
| c55 | | Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, Edwin Hsing-Mean Sha: Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory. DATE 2011: 746-751 |
| c54 | | Liang Shi, Jianhua Li, Chun Jason Xue, Chengmo Yang, Xuehai Zhou: ExLRU: a unified write buffer cache management for flash memory. EMSOFT 2011: 339-348 |
| c53 | | Jianhua Li, Liang Shi, Chun Jason Xue, Chengmo Yang, Yinlong Xu: Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache. ESTImedia 2011: 19-28 |
| c52 | | Liang Shi, Chun Jason Xue, Xuehai Zhou: Cooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems. IEEE Real-Time and Embedded Technology and Applications Symposium 2011: 147-156 |
| c51 | | Wanyong Tian, Chun Jason Xue, Minming Li, Enhong Chen: Loop fusion and reordering for register file optimization on stream processors. SAC 2011: 560-565 |
| c50 | | Jianhua Li, Chun Jason Xue, Yinlong Xu: STT-RAM based energy-efficiency hybrid cache for CMPs. VLSI-SoC 2011: 31-36 |
| i1 | | Ye Zhang, Chun Jason Xue, Duncan S. Wong, Nikos Mamoulis, Siu-Ming Yiu: Acceleration of Composite Order Bilinear Pairing on Graphics Hardware. IACR Cryptology ePrint Archive 2011: 196 (2011) |
| 2010 | ||
| j17 | | Chun Jason Xue, Jingtong Hu, Zili Shao, Edwin Hsing-Mean Sha: Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding. ACM Trans. Embedded Comput. Syst. 9(3) (2010) |
| j16 | | Chun Jason Xue, Meilin Liu, Qingfeng Zhuge, Edwin Hsing-Mean Sha: Variable Length Pattern Matching for Hardware Network Intrusion Detection System. Signal Processing Systems 59(1): 85-93 (2010) |
| c49 | | Yi He, Chun Jason Xue, Cathy Qun Xu, Edwin Hsing-Mean Sha: Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory. ASP-DAC 2010: 95-100 |
| c48 | | Tiantian Liu, Minming Li, Chun Jason Xue: Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks. ASP-DAC 2010: 113-118 |
| c47 | | Cathy Qun Xu, Chun Jason Xue, Yi He, Edwin Hsing-Mean Sha: Energy efficient joint scheduling and multi-core interconnect design. ASP-DAC 2010: 879-884 |
| c46 | | Jingtong Hu, Chun Jason Xue, Wei-Che Tseng, Yi He, Meikang Qiu, Edwin Hsing-Mean Sha: Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation. DAC 2010: 350-355 |
| c45 | | Liang Shi, Chun Jason Xue, Jingtong Hu, Wei-Che Tseng, Xuehai Zhou, Edwin Hsing-Mean Sha: Write activity reduction on flash main memory via smart victim cache. ACM Great Lakes Symposium on VLSI 2010: 91-94 |
| c44 | | Jianhua Li, Chun Jason Xue, Yinlong Xu: LADPM: Latency-Aware Dual-Partition Multicast Routing for Mesh-Based Network-on-Chips. ICPADS 2010: 423-430 |
| c43 | | Tiantian Liu, Yingchao Zhao, Minming Li, Chun Jason Xue: Task Assignment with Cache Partitioning and Locking for WCET Minimization on MPSoC. ICPP 2010: 573-582 |
| c42 | | Weiwei Wu, Wanyong Tian, Minming Li, Chun Jason Xue, Enhong Chen: Single and Multiple Device DSA Problem, Complexities and Online Algorithms. ISAAC (2) 2010: 218-229 |
| c41 | | Minming Li, Chun Jason Xue, Tiantian Liu, Yingchao Zhao: Analysis and approximation for bank selection instruction minimization on partitioned memory architecture. LCTES 2010: 1-8 |
| c40 | | Jingtong Hu, Chun Jason Xue, Wei-Che Tseng, Qingfeng Zhuge, Edwin Hsing-Mean Sha: Minimizing write activities to non-volatile memory via scheduling and recomputation. SASP 2010: 101-106 |
| c39 | | Wei-Che Tseng, Chun Jason Xue, Qingfeng Zhuge, Jingtong Hu, Edwin Hsing-Mean Sha: Optimal scheduling to minimize non-volatile memory access time with hardware cache. VLSI-SoC 2010: 131-136 |
| c38 | | Chengmo Yang, Chun Jason Xue, Alex Orailoglu: Fine-grained adaptive CMP cache sharing through access history exploitation. VLSI-SoC 2010: 420-425 |
| 2009 | ||
| j15 | | Chun Jason Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Optimizing parallelism for nested loops with iterational and instructional retiming. J. Embedded Computing 3(1): 29-37 (2009) |
| j14 | | Meikang Qiu, Chun Xue, Zili Shao, Meilin Liu, Edwin Hsing-Mean Sha: Energy minimization for heterogeneous wireless sensor networks. J. Embedded Computing 3(2): 109-117 (2009) |
| j13 | | Meikang Qiu, Minyi Guo, Meiqin Liu, Chun Jason Xue, Laurence Tianruo Yang, Edwin Hsing-Mean Sha: Loop scheduling and bank type assignment for heterogeneous multi-bank memory. J. Parallel Distrib. Comput. 69(6): 546-558 (2009) |
| j12 | | Cathy Qun Xu, Chun Jason Xue, Jingtong Hu, Edwin Hsing-Mean Sha: Optimizing scheduling and intercluster connection for application-specific DSP processors. IEEE Transactions on Signal Processing 57(11): 4538-4547 (2009) |
| j11 | | Hui Liu, Zili Shao, Meng Wang, Junzhao Du, Chun Jason Xue, Zhiping Jia: Combining Coarse-Grained Software Pipelining with DVS for Scheduling Real-Time Periodic Dependent Tasks on Multi-Core Embedded Systems. Signal Processing Systems 57(2): 249-262 (2009) |
| c37 | | Cathy Qun Xu, Chun Jason Xue, Bessie C. Hu, Edwin Hsing-Mean Sha: Computation and data transfer co-scheduling for interconnection bus minimization. ASP-DAC 2009: 311-316 |
| c36 | | Yingchao Zhao, Chun Jason Xue, Minming Li, Bessie C. Hu: Energy-aware register file re-partitioning for clustered VLIW architectures. ASP-DAC 2009: 805-810 |
| c35 | | Meilin Liu, Edwin Hsing-Mean Sha, Chun Xue, Meikang Qiu: Loop Fusion Technique with Minimal Memory Cost via Retiming. CATA 2009: 92-98 |
| c34 | | Chun Jason Xue, Guoliang Xing, Zhaohui Yuan, Zili Shao, Edwin Hsing-Mean Sha: Joint Sleep Scheduling and Mode Assignment in Wireless Cyber-Physical Systems. ICDCS Workshops 2009: 1-6 |
| c33 | | Jingtong Hu, Chun Jason Xue, Wei-Che Tseng, Meikang Qiu, Yingchao Zhao, Edwin Hsing-Mean Sha: Minimizing Memory Access Schedule for Memories. ICPADS 2009: 104-111 |
| c32 | | Jingtong Hu, Chun Xue, Yi He, Edwin Hsing-Mean Sha: Reprogramming with Minimal Transferred Data on Wireless Sensor Network. MASS 2009: 160-167 |
| c31 | | Tiantian Liu, Minming Li, Chun Jason Xue: Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking. IEEE Real-Time and Embedded Technology and Applications Symposium 2009: 35-44 |
| c30 | | Tiantian Liu, Minming Li, Chun Jason Xue: Instruction Cache Locking for Real-Time Embedded Systems with Multi-tasks. RTCSA 2009: 494-499 |
| 2008 | ||
| j10 | | Qingfeng Zhuge, Chun Jason Xue, Meikang Qiu, Jingtong Hu, Edwin Hsing-Mean Sha: Timing optimization via nest-loop pipelining considering code size. Microprocessors and Microsystems - Embedded Hardware Design 32(7): 351-363 (2008) |
| j9 | | Chun Jason Xue, Zhiping Jia, Zili Shao, Meng Wang, Edwin Hsing-Mean Sha: Optimized Address Assignment With Array and Loop Transformations for Minimizing Schedule Length. IEEE Trans. on Circuits and Systems 55-I(1): 379-389 (2008) |
| c29 | | Meikang Qiu, Jiande Wu, Chun Jason Xue, Jingtong Hu, Wei-Che Tseng, Edwin Hsing-Mean Sha: QoS for Networked Heterogeneous Real-Time Embedded Systems. ISCA PDCCS 2008: 135-140 |
| c28 | | Chun Jason Xue, Edwin Hsing-Mean Sha, Zili Shao, Meikang Qiu: Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints. DATE 2008: 1202-1207 |
| c27 | | Meikang Qiu, Jiande Wu, Chun Jason Xue, Jingtong Hu, Wei-Che Tseng, Edwin Hsing-Mean Sha: Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory. FPL 2008: 459-462 |
| c26 | | Chun Jason Xue, Tiantian Liu, Zili Shao, Jingtong Hu, Zhiping Jia, Weijia Jia, Edwin Hsing-Mean Sha: Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks. ICASSP 2008: 1453-1456 |
| c25 | | Yunan Cao, Zili Shao, Meng Wang, Chun Jason Xue, Youdong Chen, Hongxing Wei, Tianmiao Wang: A Formal Specification and Verification Framework for Designing and Verifying Reliable and Dependable Software for Computerized Numerical Control (CNC) Systems. ICDCS 2008: 269-276 |
| c24 | | Meng Wang, Zili Shao, Hui Liu, Chun Jason Xue: Minimizing Leakage Energy with Modulo Scheduling for VLIW DSP Processors. DIPES 2008: 111-120 |
| c23 | | Chun Jason Xue, Zhaohui Yuan, Guoliang Xing, Zili Shao, Edwin Hsing-Mean Sha: Energy Efficient Operating Mode Assignment for Real-Time Tasks in Wireless Embedded Systems. RTCSA 2008: 237-246 |
| c22 | | Jingtong Hu, Chun Jason Xue, Meikang Qiu, Wei-Che Tseng, Cathy Qun Xu, Lei Zhang, Edwin Hsing-Mean Sha: Minimizing Transferred Data for Code Update on Wireless Sensor Network. WASA 2008: 349-360 |
| 2007 | ||
| j8 | | Meikang Qiu, Zhiping Jia, Chun Xue, Zili Shao, Edwin Hsing-Mean Sha: Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP. VLSI Signal Processing 46(1): 55-73 (2007) |
| j7 | | Chun Xue, Zili Shao, Edwin Hsing-Mean Sha: Maximize Parallelism Minimize Overhead for Nested Loops via Loop Striping. VLSI Signal Processing 47(2): 153-167 (2007) |
| c21 | | Meikang Qiu, Chun Xue, Zili Shao, Edwin Hsing-Mean Sha: Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems. DATE 2007: 1641-1646 |
| c20 | | Guochen Hua, Meng Wang, Zili Shao, Hui Liu, Chun Xue: Real-Time Loop Scheduling with Energy Optimization Via DVS and ABB for Multi-core Embedded System. EUC 2007: 1-12 |
| c19 | | Chun Xue, Zili Shao, Meilin Liu, Qingfeng Zhuge, Edwin Hsing-Mean Sha: Parallel Network Intrusion Detection on Reconfigurable Platforms. EUC 2007: 75-86 |
| c18 | | Meng Wang, Zili Shao, Chun Xue, Edwin Hsing-Mean Sha: Real-Time Loop Scheduling with Leakage Energy Minimization for Embedded VLIW DSP Processors. RTCSA 2007: 12-19 |
| 2006 | ||
| j6 | | Zili Shao, Qingfeng Zhuge, Meilin Liu, Chun Xue, Edwin Hsing-Mean Sha, Bin Xiao: Algorithms and analysis of scheduling for loops with minimum switching. IJCSE 2(1/2): 88-97 (2006) |
| j5 | | Zili Shao, Jiannong Cao, Keith C. C. Chan, Chun Xue, Edwin Hsing-Mean Sha: Hardware/software optimization for array & pointer boundary checking against buffer overflow attacks. J. Parallel Distrib. Comput. 66(9): 1129-1136 (2006) |
| j4 | | Qingfeng Zhuge, Chun Xue, Zili Shao, Meilin Liu, Meikang Qiu, Edwin Hsing-Mean Sha: Design optimization and space minimization considering timing and code size via retiming and unfolding. Microprocessors and Microsystems 30(4): 173-183 (2006) |
| j3 | | Zili Shao, Chun Xue, Qingfeng Zhuge, Mei Kang Qiu, Bin Xiao, Edwin Hsing-Mean Sha: Security Protection and Checking for Embedded System Integration against Buffer Overflow Attacks via Hardware/Software. IEEE Trans. Computers 55(4): 443-453 (2006) |
| j2 | | Zili Shao, Bin Xiao, Chun Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha: Loop scheduling with timing and switching-activity minimization for VLIW DSP. ACM Trans. Design Autom. Electr. Syst. 11(1): 165-185 (2006) |
| c17 | | Meilin Liu, Chun Xue, Edwin Hsing-Mean Sha: Optimizing Timing and Code Size Using Maximum Direct Loop Fusion. ISCA PDCS 2006: 38-43 |
| c16 | | Mei Kang Qiu, Chun Xue, Qingfeng Zhuge, Zili Shao, Meilin Liu, Edwin Hsing-Mean Sha: Voltage Assignment and Loop Scheduling for Energy Minimization while Satisfying Timing Constraint with Guaranteed Probability. ASAP 2006: 178-181 |
| c15 | | Mei Kang Qiu, Chun Xue, Zili Shao, Qingfeng Zhuge, Meilin Liu, Edwin Hsing-Mean Sha: Efficent Algorithm of Energy Minimization for Heterogeneous Wireless Sensor Network. EUC 2006: 25-34 |
| c14 | | Chun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Striping: Maximize Parallelism for Nested Loops. EUC 2006: 405-414 |
| c13 | | Chun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Scheduling with Complete Memory Latency Hiding on Multi-core Architecture. ICPADS (1) 2006: 375-382 |
| 2005 | ||
| j1 | | Zili Shao, Qingfeng Zhuge, Chun Xue, Edwin Hsing-Mean Sha: Efficient Assignment and Scheduling for Heterogeneous DSP Systems. IEEE Trans. Parallel Distrib. Syst. 16(6): 516-525 (2005) |
| c12 | | Meilin Liu, Zili Shao, Chun Xue, Kevin F. Chen, Edwin Hsing-Mean Sha: Multi-level Loop Fusion with Minimal Code Size. ISCA PDCS 2005: 348- |
| c11 | | Zili Shao, Qingfeng Zhuge, Chun Xue, Bin Xiao, Edwin Hsing-Mean Sha: High-level synthesis for DSP applications using heterogeneous functional units. ASP-DAC 2005: 302-304 |
| c10 | | Chun Xue, Zili Shao, Meilin Liu, Edwin Hsing-Mean Sha: Iterational retiming: maximize iteration-level parallelism for nested loops. CODES+ISSS 2005: 309-314 |
| c9 | | Meilin Liu, Qingfeng Zhuge, Zili Shao, Chun Xue, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Distribution and Fusion with Timing and Code Size Optimization for Embedded DSPs. EUC 2005: 121-130 |
| c8 | | Chun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Optimizing Nested Loops with Iterational and Instructional Retiming. EUC 2005: 164-173 |
| c7 | | Ying Chen, Zili Shao, Qingfeng Zhuge, Chun Xue, Bin Xiao, Edwin Hsing-Mean Sha: Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems. ICPADS (2) 2005: 2-6 |
| c6 | | Meilin Liu, Qingfeng Zhuge, Zili Shao, Chun Xue, Meikang Qiu, Edwin Hsing-Mean Sha: Maximum Loop Distribution and Fusion for Two-level Loops Considering Code Size. ISPAN 2005: 126-131 |
| c5 | | Zili Shao, Chun Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Bin Xiao: Efficient Array & Pointer Bound Checking Against Buffer Overflow Attacks via Hardware/Software. ITCC (1) 2005: 780-785 |
| c4 | | Mei Kang Qiu, Meilin Liu, Chun Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Zili Shao: Optimal Assignment with Guaranteed Confidence Probability for Trees on Heterogeneous DSP Systems. IASTED PDCS 2005: 295-300 |
| 2004 | ||
| c3 | | Chun Xue, Zili Shao, Edwin Hsing-Mean Sha, Bin Xiao: Optimizing Address Assignment for Scheduling Embedded DSPs. EUC 2004: 64-73 |
| c2 | | Zili Shao, Qingfeng Zhuge, Yi He, Chun Xue, Meilin Liu, Edwin Hsing-Mean Sha: Assignment and Scheduling of Real-time DSP Applications for Heterogeneous Functional Units. IPDPS 2004 |
| c1 | | Zili Shao, Chun Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Bin Xiao: Security Protection and Checking in Embedded System Integration Against Buffer Overflow Attacks. ITCC (1) 2004: 409-413 |
Colors in the list of coauthors
Last update Fri May 24 18:31:20 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page