Hideaki Yamamoto

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

	2011
j2		Yu Kikuchi, Makoto Takahashi, Tomohisa Maeda, Masatoshi Fukuda, Yasuhiro Koshio, Hiroyuki Hara, Hideho Arakida, Hideaki Yamamoto, Yousuke Hagiwara, Tetsuya Fujita, Manabu Watanabe, Hirokazu Ezawa, Takayoshi Shimazawa, Yasuo Ohara, Takashi Miyamori, Mototsugu Hamada, Masafumi Takahashi, Yukihito Oowaki: A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM. J. Solid-State Circuits 46(1): 32-41 (2011)
	2010
c1		Yu Kikuchi, Makoto Takahashi, Tomohisa Maeda, Hiroyuki Hara, Hideho Arakida, Hideaki Yamamoto, Yousuke Hagiwara, Tetsuya Fujita, Manabu Watanabe, Takayoshi Shimazawa, Yasuo Ohara, Takashi Miyamori, Mototsugu Hamada, Yukihito Oowaki: A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm. ISSCC 2010: 326-327
	2009
j1		Hideaki Yamamoto, Minoru Ikeda, Yasuhiro Hosoda: Ultra-Small Reader/Writer with Multiple Contactless Interfaces on a Flexible Circuit Board. IEICE Transactions 92-B(9): 2992-2995 (2009)

Coauthor Index

Last update Wed May 22 14:08:23 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page