| 2011 | ||
|---|---|---|
| j1 | Shoumeng Yan, Xiaocheng Zhou, Ying Gao, Hu Chen, Gansha Wu, Sai Luo, Bratin Saha: Optimizing a shared virtual memory system for a heterogeneous CPU-accelerator platform. Operating Systems Review 45(1): 92-100 (2011) | |
| 2009 | ||
| c6 | Shoumeng Yan, Xiaocheng Zhou, Ying Gao, Hu Chen, Sai Luo, Peinan Zhang, Naveen Cherukuri, Ronny Ronen, Bratin Saha: Terascale chip multiprocessor memory hierarchy and programming model. HiPC 2009: 150-159 | |
| c5 | Bratin Saha, Xiaocheng Zhou, Hu Chen, Ying Gao, Shoumeng Yan, Mohan Rajagopalan, Jesse Fang, Peinan Zhang, Ronny Ronen, Avi Mendelson: Programming model for a heterogeneous x86 platform. PLDI 2009: 431-440 | |
| 2005 | ||
| c4 | Shoumeng Yan, Xingshe Zhou, Lingmin Wang, Fan Zhang, Haipeng Wang: Task Assignment for Network Processor Pipelines Using GA. APPT 2005: 244-252 | |
| c3 | Shoumeng Yan, Xingshe Zhou, Fan Zhang, Yaping Wang: A Packet Property-Based Task Scheduling Policy for Control Plane OS in NP-Based Applications. ICESS 2005: 85-95 | |
| c2 | Fan Zhang, Shoumeng Yan, Xingshe Zhou, Yaping Wang: An Improved DRR Packet Scheduling Algorithm Based on Even Service Sequence. ICESS 2005: 618-628 | |
| c1 | Shoumeng Yan, Xingshe Zhou, Lingmin Wang, Haipeng Wang: GA-Based Automated Task Assignment on Network Processors. ICPADS (1) 2005: 112-118 | |
Colors in the list of coauthors
Last update Sat May 18 11:48:58 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page