Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Donald Yeung
2010 – today
- 2013
[j12]Meng-Ju Wu, Donald Yeung: Efficient Reuse Distance Analysis of Multicore Scaling for Loop-Based Parallel Programs. ACM Trans. Comput. Syst. 31(1): 1 (2013)- 2012
[c18]Meng-Ju Wu, Donald Yeung: Identifying optimal multicore cache hierarchies for loop-based parallel programs via reuse distance analysis. MSPC 2012: 2-11- 2011
[j11]Inseok Choi, Minshu Zhao, Xu Yang, Donald Yeung: Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor. Computer Architecture Letters 10(2): 45-48 (2011)
[c17]Meng-Ju Wu, Donald Yeung: Coherent Profiles: Enabling Efficient Reuse Distance Analysis of Multicore Scaling for Loop-based Parallel Programs. PACT 2011: 264-275
2000 – 2009
- 2009
[j10]Wanli Liu, Donald Yeung: Enhancing LTP-Driven Cache Management Using Reuse Distance Information. J. Instruction-Level Parallelism 11 (2009)
[j9]Seungryul Choi, Donald Yeung: Hill-climbing SMT processor resource distribution. ACM Trans. Comput. Syst. 27(1) (2009)
[c16]- 2008
[j8]Xuanhua Li, Donald Yeung: Exploiting Application-Level Correctness for Low-Cost Fault Tolerance. J. Instruction-Level Parallelism 10 (2008)- 2007
[j7]Sumitkumar N. Pamnani, Deepak N. Agarwal, Gang Qu, Donald Yeung: Low Power System Design by Combining Software Prefetching and Dynamic voltage Scaling. Journal of Circuits, Systems, and Computers 16(5): 745-767 (2007)
[c15]Xuanhua Li, Donald Yeung: Application-Level Correctness and its Impact on Fault Tolerance. HPCA 2007: 181-192- 2006
[c14]Seungryul Choi, Donald Yeung: Learning-Based SMT Processor Resource Distribution via Hill-Climbing. ISCA 2006: 239-251- 2005
[c13]Kursad Albayraktaroglu, Aamer Jaleel, Xue Wu, Manoj Franklin, Bruce L. Jacob, Chau-Wen Tseng, Donald Yeung: BioBench: A Benchmark Suite of Bioinformatics Applications. ISPASS 2005: 2-9- 2004
[j6]Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, Chau-Wen Tseng: The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. J. Instruction-Level Parallelism 6 (2004)
[j5]Seungryul Choi, Nicholas Kohout, Sumit Pamnani, Dongkeun Kim, Donald Yeung: A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching. ACM Trans. Comput. Syst. 22(2): 214-280 (2004)
[j4]Dongkeun Kim, Donald Yeung: A study of source-level compiler algorithms for automatic construction of pre-execution code. ACM Trans. Comput. Syst. 22(3): 326-379 (2004)
[c12]Dongkeun Kim, Shih-Wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar, John Paul Shen: Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors. CGO 2004: 27-38
[c11]Deepak N. Agarwal, Sumitkumar N. Pamnani, Gang Qu, Donald Yeung: Transferring performance gain from software prefetching to energy reduction. ISCAS (2) 2004: 241-244- 2003
[j3]Gautham Thambidorai, Donald Yeung, Seungryul Choi: Optimizing SMT Processors for High Single-Thread Performance. J. Instruction-Level Parallelism 5 (2003)- 2002
[c10]Gautham K. Dorai, Donald Yeung: Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance. IEEE PACT 2002: 30-41
[c9]Dongkeun Kim, Donald Yeung: Design and evaluation of compiler algorithms for pre-execution. ASPLOS 2002: 159-170- 2001
[j2]Csaba Andras Moritz, Donald Yeung, Anant Agarwal: SimpleFit: A Framework for Analyzing Design Trade-Offs in Raw Architectures. IEEE Trans. Parallel Distrib. Syst. 12(7): 730-742 (2001)
[c8]Nicholas Kohout, Seungryul Choi, Dongkeun Kim, Donald Yeung: Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes. IEEE PACT 2001: 268-279
[c7]Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, Chau-Wen Tseng: Evaluating the impact of memory system performance on software prefetching and locality optimizations. ICS 2001: 486-500- 2000
[j1]Donald Yeung, John Kubiatowicz, Anant Agarwal: Multigrain shared memory. ACM Trans. Comput. Syst. 18(2): 154-196 (2000)
1990 – 1999
- 1999
[c6]Donald Yeung: The scalability of multigrain systems. International Conference on Supercomputing 1999: 268-277- 1998
[c5]Csaba Andras Moritz, Donald Yeung, Anant Agarwal: Exploring Optimal Cost-Performance Designs for Raw Microprocessors. FCCM 1998: 12-27- 1996
[c4]Donald Yeung, John Kubiatowicz, Anant Agarwal: MGS: A Multigrain Shared Memory System. ISCA 1996: 44-55- 1995
[c3]Anant Agarwal, Ricardo Bianchini, David Chaiken, Kirk L. Johnson, David A. Kranz, John Kubiatowicz, Beng-Hong Lim, Kenneth Mackenzie, Donald Yeung: The MIT Alewife Machine: Architecture and Performance. ISCA 1995: 2-13- 1993
[c2]Donald Yeung, Anant Agarwal: Experience with Fine-Grain Synchronization in MIMD Machines for Preconditioned Conjugate Gradient. PPOPP 1993: 187-197- 1992
[c1]Anant Agarwal, Jonathan Babb, David Chaiken, Godfrey D'Souza, Kirk L. Johnson, David A. Kranz, John Kubiatowicz, Beng-Hong Lim, Gino Maa, Kenneth Mackenzie, Daniel Nussbaum, Mike Parkin, Donald Yeung: Sparcle: A Multithreaded VLSI Processor for Parallel Computing. Parallel Symbolic Computing 1992: 359-361
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-26 21:22 CEST by the dblp team



