| 2008 | ||
|---|---|---|
| j6 | Ling Zhuo, Viktor K. Prasanna: High-Performance Designs for Linear Algebra Operations on Reconfigurable Hardware. IEEE Trans. Computers 57(8): 1057-1071 (2008) | |
| j5 | Ling Zhuo, Viktor K. Prasanna: Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems. IEEE Trans. Computers 57(12): 1661-1675 (2008) | |
| j4 | Ronald Scrofano, Ling Zhuo, Viktor K. Prasanna: Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores. IEEE Trans. VLSI Syst. 16(2): 167-176 (2008) | |
| c16 | Ling Zhuo, Qingbo Wang, Viktor K. Prasanna: Matrix Computations on Heterogeneous Reconfigurable Systems. FCCM 2008: 310-311 | |
| 2007 | ||
| j3 | Ling Zhuo, Viktor K. Prasanna: Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on Reconfigurable Computing Systems. IEEE Trans. Parallel Distrib. Syst. 18(4): 433-448 (2007) | |
| j2 | Ling Zhuo, Gerald R. Morris, Viktor K. Prasanna: High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs. IEEE Trans. Parallel Distrib. Syst. 18(10): 1377-1392 (2007) | |
| c15 | Ling Zhuo, Viktor K. Prasanna: Hardware/Software Co-Design for Matrix Computations on Reconfigurable Computing Systems. IPDPS 2007: 1-10 | |
| c14 | Ling Zhuo, Viktor K. Prasanna: Optimizing Matrix Multiplication on Heterogeneous Reconfigurable Systems. PARCO 2007: 561-568 | |
| 2006 | ||
| c13 | Ling Zhuo, Viktor K. Prasanna: High-Performance and Parameterized Matrix Factorization on FPGAs. FPL 2006: 1-6 | |
| c12 | Ling Zhuo, Viktor K. Prasanna: Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems. ICPADS (1) 2006: 87-95 | |
| 2005 | ||
| c11 | Ronald Scrofano, Ling Zhuo, Viktor K. Prasanna: Area-Efficient Evaluation of a Class of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores. ERSA 2005: 119-128 | |
| c10 | Gerald R. Morris, Ling Zhuo, Viktor K. Prasanna: High-Performance FPGA-Based General Reduction Methods. FCCM 2005: 323-324 | |
| c9 | ||
| c8 | Ling Zhuo, Viktor K. Prasanna: Design Tradeoffs for BLAS Operations on Reconfigurable Hardware. ICPP 2005: 78-86 | |
| c7 | Ling Zhuo, Gerald R. Morris, Viktor K. Prasanna: Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores. IPDPS 2005 | |
| c6 | Ling Zhuo, Viktor K. Prasanna: High-Performance and Area-Efficient Reduction Circuits on FPGAs. SBAC-PAD 2005: 52-59 | |
| c5 | Ling Zhuo, Viktor K. Prasanna: High Performance Linear Algebra Operations on Reconfigurable Systems. SC 2005: 2 | |
| 2004 | ||
| c4 | Ling Zhuo, Viktor K. Prasanna: Energy Performance of Floating-Point Matrix Multiplication on FPGAs. ERSA 2004: 316 | |
| c3 | Gokul Govindu, Ling Zhuo, Seonil Choi, Viktor K. Prasanna: Analysis of High-Performance Floating-Point Arithmetic on FPGAs. IPDPS 2004 | |
| c2 | Ling Zhuo, Viktor K. Prasanna: Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. IPDPS 2004 | |
| 2003 | ||
| j1 | Ling Zhuo, Cho-Li Wang, Francis C. M. Lau: Document replication and distribution in extensible geographically distributed web servers. J. Parallel Distrib. Comput. 63(10): 927-944 (2003) | |
| 2002 | ||
| c1 | Ling Zhuo, Cho-Li Wang, Francis C. M. Lau: Load Balancing in Distributed Web Server Systems with Partial Document Replication. ICPP 2002: 305- | |
| 1 | Seonil Choi | |
| 2 | Gokul Govindu | |
| 3 | Francis Chi-Moon Lau (Francis C. M. Lau) | |
| 4 | Gerald R. Morris | |
| 5 | Viktor K. Prasanna (V. K. Prasanna Kumar) | |
| 6 | Ronald Scrofano | |
| 7 | Cho-Li Wang | |
| 8 | Qingbo Wang |
Data released under the ODC-BY 1.0 license — See also our legal information page